Efficient Reliability Analysis of Processor Datapath using Atomistic BTI Variability Models

In this paper, we propose EDA methodologies for efficient, datapath-wide reliability analysis under Bias Temperature Instability (BTI). The proposed EDA flow combines the efficiency of atomistic, pseudo-transient BTI modeling with the accuracy of commercial Static Timing Analysis (STA) tools. In order to reduce the transistor inventory that needs to be tracked by the STA solver, we develop a threshold-pruning methodology to identify the variation-critical part of a design. That way, we accelerate variation-aware STA iterations, with a maximum speedup of 6.82x achieved for representative benchmark circuits. We substantiate the efficiency of the proposed framework for realistic designs. For a CPU datapath, our threshold-pruning technique outperforms built-in pruning commands of the STA solver by 16.87% in terms of runtime improvement. We demonstrate the impact of BTI after three years of operation, with clock frequency degradation up to 24% and functional yield reduction below 90% for higher frequencies.

[1]  G. Groeseneken,et al.  Atomistic approach to variability of bias-temperature instability in circuit simulations , 2011, 2011 International Reliability Physics Symposium.

[2]  M.A. Alam,et al.  Theory of interface-trap-induced NBTI degradation for reduced cross section MOSFETs , 2006, IEEE Transactions on Electron Devices.

[3]  Liesbet Van der Perre,et al.  Degradation analysis of datapath logic subblocks under NBTI aging in FinFET technology , 2014, Fifteenth International Symposium on Quality Electronic Design.

[4]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[5]  Joel R. Phillips,et al.  Speedpath analysis under parametric timing models , 2010, Design Automation Conference.

[6]  Trent McConaghy,et al.  Variation-Aware Design of Custom Integrated Circuits: A Hands-on Field Guide , 2012 .

[7]  Jianxin Fang,et al.  Understanding the impact of transistor-level BTI variability , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[8]  Dimitrios Soudris,et al.  Hypervised transient SPICE simulations of large netlists & workloads on multi-processor systems , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  M. Nelhiebel,et al.  The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.

[10]  H. Kufluoglu,et al.  A Generalized Reaction–Diffusion Model With Explicit H– $\hbox{H}_{2}$ Dynamics for Negative-Bias Temperature-Instability (NBTI) Degradation , 2007, IEEE Transactions on Electron Devices.

[11]  B. Kaczer,et al.  Recent advances in understanding the bias temperature instability , 2010, 2010 International Electron Devices Meeting.

[12]  Enrico Macii,et al.  NBTI-Aware Clustered Power Gating , 2010, TODE.

[13]  N. Horiguchi,et al.  Response of a single trap to AC negative Bias Temperature stress , 2011, 2011 International Reliability Physics Symposium.

[14]  G. Groeseneken,et al.  Non-Monte-Carlo methodology for high-sigma simulations of circuits under workload-dependent BTI degradation—Application to 6T SRAM , 2014, 2014 IEEE International Reliability Physics Symposium.

[15]  B. Kaczer,et al.  Degradation of time dependent variability due to interface state generation , 2013, 2013 Symposium on VLSI Technology.

[16]  Francky Catthoor,et al.  Atomistic Pseudo-Transient BTI Simulation With Inherent Workload Memory , 2014, IEEE Transactions on Device and Materials Reliability.

[17]  G. Groeseneken,et al.  Time and workload dependent device variability in circuit simulations , 2011, 2011 IEEE International Conference on IC Design & Technology.

[18]  T. Grasser,et al.  Defect-based methodology for workload-dependent circuit lifetime projections - Application to SRAM , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[19]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .

[20]  Francky Catthoor,et al.  Comparison of Reaction-Diffusion and Atomistic Trap-Based BTI Models for Logic Gates , 2014, IEEE Transactions on Device and Materials Reliability.

[21]  Dimitrios Soudris,et al.  Understanding timing impact of BTI/RTN with massively threaded atomistic transient simulations , 2014, 2014 IEEE International Conference on IC Design & Technology.