An SEU Tolerant Memory Cell Derived from Fundamental Studies of SEU Mechanisms in SRAM
暂无分享,去创建一个
J. S. Browning | H. T. Weaver | C. L. Axness | R. Koga | A. Ochoa | J. S. Fu | J. D. McBrayer | C. Axness | R. Koga | J. Mcbrayer | A. Ochoa
[1] T. R. Oldham,et al. Charge Funneling in N- and P-Type Si Substrates , 1982, IEEE Transactions on Nuclear Science.
[2] M. S. Mock,et al. Analysis of mathematical models of semiconductors devices , 1983 .
[3] R. Koga,et al. Comparison of Analytical Models and Experimental Results for Single Event Upset in CMOS SRAMs , 1983, IEEE Transactions on Nuclear Science.
[4] H.T. Weaver,et al. RAM cell recovery mechanisms following high-energy ion strikes , 1987, IEEE Electron Device Letters.
[5] R. R. O'Brien,et al. Collection of charge from alpha-particle tracks in silicon devices , 1983, IEEE Transactions on Electron Devices.
[6] H.T. Weaver,et al. Memory SEU simulations using 2-D transport calculations , 1985, IEEE Electron Device Letters.
[7] Sherra E. Diehl,et al. An Improved Single Event Resistive-Hardening Technique for CMOS Static RAMS , 1986, IEEE Transactions on Nuclear Science.
[8] Robert B. Hammond,et al. An Approach to Measure Ultrafast-Funneling-Current Transients , 1986, IEEE Transactions on Nuclear Science.
[9] H. T. Weaver,et al. Comparison of 2D Memory SEU Transport Simulation with Experiments , 1985, IEEE Transactions on Nuclear Science.
[10] R. Koga,et al. Numerical Simulation of SEU Induced Latch-Up , 1986, IEEE Transactions on Nuclear Science.
[11] J. Dziewior,et al. Auger coefficients for highly doped and highly excited silicon , 1977 .
[12] C.L. Axness,et al. Single Event Upset In CMOS Static Ram And Latches , 1987, [1987] NASECODE V: Proceedings of the Fifth International Conference on the Numerical Analysis of Semiconductor Devices and Integrated Circuits.