Analysis and evaluation of layout density of FinFET logic gates

In this paper, the layout density of FinFET logic gates is analyzed and compared to that of bulk CMOS logic. Analysis starts from basic structures, including single- and multi-finger transistors, as well as stacked transistors. As opposite to previous work, four-terminal (4T) FinFETs are also explicitly taken into account. The analysis is extended to the physical design of a standard cell library in 65-nm technology. Comparison with bulk technology confirms that 3T FinFETs suffer from significant layout density degradation, as was previously observed in [1]. Moreover, it is shown that 4T FinFETs have a considerably worse layout density, compared to 3T FinFETs and bulk transistors. The sources of the 3T-4T layout density degradation are also discussed. Finally, the mixed 3T-4T approach, which was recently proposed to reduce the leakage power, is investigated as a compromise between 3T and 4T FinFET circuits in terms of area.

[1]  V. Kursun,et al.  Low-Power and Compact Sequential Circuits With Independent-Gate FinFETs , 2008, IEEE Transactions on Electron Devices.

[2]  T. Skotnicki,et al.  The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance , 2005, IEEE Circuits and Devices Magazine.

[3]  Soha Hassoun,et al.  Gate sizing: finFETs vs 32nm bulk MOSFETs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[4]  D. Esseni,et al.  Trading off static power and dynamic performance in CMOS digital circuits: bulk versus double gate SOI MOSFETs , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[5]  J. Kedzierski,et al.  A functional FinFET-DGCMOS SRAM cell , 2002, Digest. International Electron Devices Meeting,.

[6]  N. Collaert,et al.  Layout density analysis of FinFETs , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[7]  K. Roy,et al.  Analysis of Options in Double-Gate MOS Technology: A Circuit Perspective , 2007, IEEE Transactions on Electron Devices.

[8]  Massimo Alioto,et al.  Design and Evaluation of Mixed 3T-4T FinFET Stacks for Leakage Reduction , 2009, PATMOS.

[9]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[10]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Massimo Alioto,et al.  Analysis and Comparison on Full Adder Block in , 2002 .

[12]  E. Suzuki,et al.  Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs With Asymmetric Gate-Oxide Thicknesses , 2007, IEEE Electron Device Letters.