Technology mapping of heterogeneous LUT-based FPGAs
暂无分享,去创建一个
[1] Rajeev Murgai,et al. Improved logic synthesis algorithms for table look up architectures , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[2] Jonathan Rose,et al. Technology mapping of lookup table-based FPGAs for performance , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[3] Jason Cong,et al. Simultaneous Depth and Area Minimization in LUT-based FPGA Mapping , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.
[4] Jason Cong,et al. FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Jason Cong,et al. On nominal delay minimization in LUT-based FPGA technology mapping , 1994, Integr..
[6] Jonathan Rose,et al. TEMPT: technology mapping for the exploration of FPGA architectures with hard-wired connections , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[7] Jonathan Rose,et al. Chortle-crf: fast technology mapping for lookup table-based FPGAs , 1991, 28th ACM/IEEE Design Automation Conference.
[8] Jason Cong,et al. LUT-based FPGA technology mapping under arbitrary net-delay models , 1994, Comput. Graph..
[9] Jason Cong,et al. On area/depth trade-off in LUT-based FPGA technology mapping , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[10] Donald E. Thomas,et al. Performance Directed Technology Mapping for Look-Up Table Based FPGAs , 1993, 30th ACM/IEEE Design Automation Conference.
[11] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] Eugene Shragowitz,et al. Technology mapping for FPGAs with complex block architectures by fuzzy logic techniques , 1995, ASP-DAC '95.
[13] Jason Cong,et al. DAG-Map: graph-based FPGA technology mapping for delay optimization , 1992, IEEE Design & Test of Computers.
[14] Donald E. Thomas,et al. Area and delay mapping for table-look-up based field programmable gate arrays , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[15] Jonathan Rose,et al. Chortle: a technology mapping program for lookup table-based field programmable gate arrays , 1990, 27th ACM/IEEE Design Automation Conference.
[16] Robert K. Brayton,et al. Performance directed synthesis for table look up programmable gate arrays , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[17] Jason Cong,et al. Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[18] Robert K. Brayton,et al. Logic synthesis for programmable gate arrays , 1991, DAC '90.
[19] Ronald L. Rivest,et al. Introduction to Algorithms , 1990 .