Transaction Level Modeling and Design Space Exploration for SOC Test Architectures

Transaction level modeling (TLM) provides a feasible methodology to model an SOC at a high abstraction level such that system level design issues can be dealt with efficiently. One of the issues that have not been well discussed at the transaction level is SOC testing. In this paper we address the problem of how to construct transaction level test architectures for SOC designs. We model the components required for SOC testing including embedded processor, memory, system bus as well as the test access mechanism, test bus, test wrappers and scan- or BIST-based IP cores. A case study on integrating these components into a test platform that can execute test procedures with very little external control is carried out. Experimental results show that 3 to 4 orders of magnitude improvement on simulation speed can be achieved compared with the RTL models. We also explore the design space of the test platform and show that various test architectures can be easily constructed and analyzed with this TLM methodology.

[1]  Kuen-Jong Lee,et al.  An embedded processor based SOC test platform , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  Martin Radetzki,et al.  Accuracy-Adaptive Simulation of Transaction Level Models , 2008, 2008 Design, Automation and Test in Europe.

[3]  Nikil D. Dutt,et al.  Extending the transaction level modeling approach for fast communication architecture exploration , 2004, Proceedings. 41st Design Automation Conference, 2004..

[4]  Kwang-Ting Cheng,et al.  A self-test methodology for IP cores in bus-based programmable SoCs , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[5]  Atsushi Kasuya,et al.  Verification Methodologies in a TLM-to-RTL Design Flow , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[6]  Narayanan Vijaykrishnan,et al.  A power estimation methodology for systemC transaction level models , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[7]  Andreas Gerstlauer,et al.  Automatic generation of transaction level models for rapid design space exploration , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[8]  Kwang-Ting Cheng.  Embedded Software-Based Self-Testing for SoC Design , 2005, Embedded Systems Handbook.

[9]  Alain Greiner,et al.  STEPS: experimenting a new software-based strategy for testing SoCs containing P1500-compliant IP cores , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[10]  Yervant Zorian.  Testing the monster chip , 1999 .

[11]  Erik Jan Marinissen,et al.  Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization, and Test Scheduling , 2009, IEEE Transactions on Computers.

[12]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[13]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[14]  Cheng-Wen Wu,et al.  STEAC: A Platform for Automatic SOC Test Integration , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[16]  Erik Jan Marinissen,et al.  Cluster-based test architecture design for system-on-chip , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[17]  Kuen-Jong Lee,et al.  Test Efficiency Analysis and Improvement of SOC Test Platforms , 2007, 16th Asian Test Symposium (ATS 2007).