Scalable sequence-constrained retention register minimization in power gating design
暂无分享,去创建一个
[1] Niklas Sörensson,et al. An Extensible SAT-solver , 2003, SAT.
[2] Shlomo Greenberg,et al. Selective State Retention Power Gating Based on Gate-Level Analysis , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Andreas G. Veneris,et al. Design diagnosis using Boolean satisfiability , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).
[4] Sy-Yen Kuo,et al. Accurately Handle Don't-Care Conditions in High-Level Designs and Application for Reducing Initialized Registers , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Sharad Malik,et al. Chaff: engineering an efficient SAT solver , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[6] David Flynn,et al. Selective state retention design using symbolic simulation , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[7] Sy-Yen Kuo,et al. Finding reset nondeterminism in RTL designs - scalable X-analysis methodology and case study , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[8] Jie-Hong Roland Jiang,et al. To SAT or Not to SAT: Scalable Exploration of Functional Dependency , 2010, IEEE Transactions on Computers.
[9] Yiyu Shi,et al. Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[10] Shlomo Greenberg,et al. Selective State Retention Power Gating Based on Formal Verification , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[11] Sy-Yen Kuo,et al. Handling don't-care conditions in high-level synthesis and application for reducing initialized registers , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[12] G. S. Tseitin. On the Complexity of Derivation in Propositional Calculus , 1983 .
[13] Sharad Malik,et al. All-SAT Using Minimal Blocking Clauses , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.
[14] Kenneth L. McMillan,et al. Applying SAT Methods in Unbounded Symbolic Model Checking , 2002, CAV.