A magnetic-head with back-side connections

This paper describes the construction and the technology of an integrated sensor with a flux-sensitive magnetic head containing magneto-sensitive transistors (MST). The head is intended to read information from several tracks simultaneously, when the read signals are reproduced repeatedly (reverberation multitrack head). The technology allows one not only to manufacture buried monocrystal silicon wells for IC components on a dielectric substrate (silicon on dielectric, SOD), but also to manufacture insulated silicon columns in a substrate to connect front and back sides of the chip. This technology is called silicon through-dielectric (STD).<<ETX>>

[1]  R. Womack,et al.  A 16 kb ferroelectric nonvolatile memory with a bit parallel architecture , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[2]  C. Hu,et al.  A ferroelectric DRAM cell for high-density NVRAMs , 1990, IEEE Electron Device Letters.

[3]  S. S. Eaton,et al.  A Ferroelectric Nonvolatile Memory , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[4]  R. Moazzami,et al.  A ferroelectric DRAM cell for high density NVRAMs , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.