Routing-Free Crosstalk Prediction
暂无分享,去创建一个
Yiran Chen | Jiang Hu | Gi-Joon Nam | Jinwook Jung | Zhiyao Xie | Rongjian Liang | Vishnavi Chauha | Hua Xiang | Gi-Joon Nam | Jiang Hu | Yiran Chen | Jinwook Jung | Zhiyao Xie | Hua Xiang | Rongjian Liang | Vishnavi Chauha
[1] Andrew B. Kahng,et al. SI for free: machine learning of interconnect coupling delay and transition effects , 2015, 2015 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP).
[2] Malgorzata Marek-Sadowska,et al. Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Taghi M. Khoshgoftaar,et al. An Empirical Study of Learning from Imbalanced Data Using Random Forest , 2007, 19th IEEE International Conference on Tools with Artificial Intelligence(ICTAI 2007).
[4] Min Zhao,et al. Layer assignment for crosstalk risk minimization , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).
[5] David Z. Pan,et al. True crosstalk aware incremental placement with noise map , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[6] Peter Spindler,et al. Fast and accurate routing demand estimation for efficient routability-driven placement , 2007 .
[7] Hung-Ming Chen,et al. Technology mapping with crosstalk noise avoidance , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[8] Natalia Gimelshein,et al. PyTorch: An Imperative Style, High-Performance Deep Learning Library , 2019, NeurIPS.
[9] MenardiGiovanna,et al. Training and assessing classification rules with imbalanced data , 2014 .
[10] Yiran Chen,et al. RouteNet: Routability prediction for Mixed-Size Designs Using Convolutional Neural Network , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[11] Jan Eric Lenssen,et al. Fast Graph Representation Learning with PyTorch Geometric , 2019, ArXiv.
[12] Jin-Fuw Lee,et al. Methods for calculating coupling noise in early design: a comparative analysis , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).
[13] Srinivas Katkoori,et al. Simultaneous Scheduling, Allocation, Binding, Re-Ordering, and Encoding for Crosstalk Pattern Minimization During High–Level Synthesis , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Jure Leskovec,et al. Inductive Representation Learning on Large Graphs , 2017, NIPS.
[15] David Blaauw,et al. Modeling and analysis of crosstalk noise in coupled RLC interconnects , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] Gaël Varoquaux,et al. Scikit-learn: Machine Learning in Python , 2011, J. Mach. Learn. Res..
[17] Rajendran Panda,et al. Early probabilistic noise estimation for capacitively coupled interconnects , 2002, SLIP '02.
[18] Malgorzata Marek-Sadowska,et al. Incremental delay change due to crosstalk noise , 2002, ISPD '02.
[19] Saurabh Sinha,et al. ASAP7: A 7-nm finFET predictive process design kit , 2016, Microelectron. J..
[20] Wei Chen,et al. Crosstalk-aware placement , 2004, IEEE Design & Test of Computers.
[21] Charles J. Alpert,et al. Buffer insertion for noise and delay optimization , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[22] Chunjie Duan,et al. Analysis and avoidance of cross-talk in on-chip buses , 2001, HOT 9 Interconnects. Symposium on High Performance Interconnects.
[23] Tianqi Chen,et al. XGBoost: A Scalable Tree Boosting System , 2016, KDD.
[24] Richard B. Brown,et al. Crosstalk constrained global route embedding , 1999, ISPD '99.