A Novel Operating System on Chip with Information Security Support for Embedded System
暂无分享,去创建一个
Gang Wang | Nan Zhang | Tianzhou Chen | Wei Hu | Yi Lian | Qingsong Shi | Jijun Ma | G. Wang | N. Zhang | Tianzhou Chen | Qingsong Shi | Jijun Ma | Wei Hu | Yi Lian
[1] Kazumasa Yanagisawa,et al. Low-Power and High-Speed Advantages of DRAM-Logic Integration for Multimedia Systems (Special Issue on Low-Power and High-Speed LSI Technologies) , 1997 .
[2] Francesco Poletti,et al. Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[3] Rajeev Barua,et al. Dynamic allocation for scratch-pad memory using compile-time decisions , 2006, TECS.
[4] Hu Wei,et al. A New Type of Embedded File System Based on SPM , 2007, ICESS.
[5] Mahmut T. Kandemir,et al. Shared scratch-pad memory space management , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[6] Peter Marwedel,et al. Overlay techniques for scratchpad memories in low power embedded processors , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Mahmut T. Kandemir,et al. Energy-oriented compiler optimizations for partitioned memory architectures , 2000, CASES '00.
[8] Shi Qingsong,et al. Dual OS Support Peripheral Device Encapsulation , 2008, 2008 Fifth IEEE International Symposium on Embedded Computing.
[9] Peter Marwedel,et al. Influence of memory hierarchies on predictability for time constrained embedded software , 2005, Design, Automation and Test in Europe.
[10] Nan Zhang,et al. A Virus Detection Framework based on SPMOS , 2008, 2008 International Conference on Embedded Software and Systems.
[11] Rajeev Barua,et al. An optimal memory allocation scheme for scratch-pad-based embedded systems , 2002, TECS.
[12] Erik Brockmeyer,et al. Data and memory optimization techniques for embedded systems , 2001, TODE.
[13] Tianzhou Chen,et al. Well Utilization of Cache-Aware Scratchpad Concerning the Influence of the Whole Embedded System , 2006, 2006 2nd IEEE/ASME International Conference on Mechatronics and Embedded Systems and Applications.
[14] Tianzhou Chen,et al. Chip OS: new architecture for next generation embedded system , 2006, ESA.
[15] Shi Qingsong,et al. SPMOS-Based Intrusion Detection Architecture , 2008, 2008 Fifth IEEE International Symposium on Embedded Computing.
[16] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[17] Peter Marwedel,et al. Compiler-optimized usage of partitioned memories , 2004, WMPI '04.
[18] Miodrag Potkonjak,et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[19] Francky Catthoor,et al. Reuse analysis of indirectly indexed arrays , 2006, TODE.
[20] Bernd Burgstaller,et al. Minimizing bank selection instructions for partitioned memory architecture , 2006, CASES '06.
[21] F. Kurdahi,et al. On combining iteration space tiling with data space tiling for scratch-pad memory systems , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[22] Myung Sil Choi,et al. A Study on the Packaging for Fast Boot-up Time in the Embedded Linux , 2007, 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007).
[23] James E. Stine,et al. A framework for high-level synthesis of system on chip designs , 2005, 2005 IEEE International Conference on Microelectronic Systems Education (MSE'05).
[24] Tarek S. Abdelrahman,et al. Locality management using multiple SPMs on the Multi-Level Computing Architecture , 2006, 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia.
[25] Sumesh Udayakumaran,et al. Compiler-decided dynamic memory allocation for scratch-pad based embedded systems , 2003, CASES '03.
[26] Tianzhou Chen,et al. ChipOS based grid computing , 2007 .
[27] Margarida F. Jacome,et al. Xtream-fit: an energy-delay efficient data memory subsystem for embedded media processing , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[28] Mahmut T. Kandemir,et al. Compiler-directed scratch pad memory hierarchy design and management , 2002, DAC '02.
[29] Mahmut T. Kandemir,et al. Dynamic Scratch-Pad Memory Management for Irregular Array Access Patterns , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[30] Tianzhou Chen,et al. SPM-Based Boot Loader , 2008, 2008 International Conference on Embedded Software and Systems Symposia.
[31] Nikil D. Dutt,et al. Efficient utilization of scratch-pad memory in embedded processor applications , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[32] Mahmut T. Kandemir,et al. An integer linear programming based approach to simultaneous memory space partitioning and data allocation for chip multiprocessors , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[33] Peter Marwedel,et al. Scratchpad memory: a design alternative for cache on-chip memory in embedded systems , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).
[34] Santosh Pande,et al. An Efficient Data Partitioning Method for Limited Memory Embedded Systems , 1998, LCTES.
[35] Luca Benini,et al. A post-compiler approach to scratchpad mapping of code , 2004, CASES '04.
[36] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[37] Erik Brockmeyer,et al. Data Memory Organization and Optimizations in Application-Specific Systems , 2001, IEEE Des. Test Comput..
[38] Hu Wei,et al. A real-time scheduling algorithm for embedded systems with various resource requirements , 2006, 2006 International Workshop on Networking, Architecture, and Storages (IWNAS'06).
[39] Keith D. Cooper,et al. Compiler-controlled memory , 1998, ASPLOS VIII.
[40] Mahmut T. Kandemir,et al. Compiler-directed selection of dynamic memory layouts , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).
[41] Chia-Lin Yang,et al. Software-controlled cache architecture for energy efficiency , 2005, IEEE Transactions on Circuits and Systems for Video Technology.