A Comprehensive Review on FinFET in Terms of its Device Structure and Performance Matrices

[1]  Rajeewa Kumar Jaisawal,et al.  Assessing the analog/RF and linearity performances of FinFET using high threshold voltage techniques , 2022, Semiconductor Science and Technology.

[2]  Ravindra Kumar Maurya,et al.  Review of FinFET Devices and Perspective on Circuit Design Challenges , 2021, Silicon.

[3]  M. Ghamnia,et al.  Modeling and Simulation of DG SOI N FinFET 10 nm using Hafnium Oxide , 2021, 2021 IEEE 21st International Conference on Nanotechnology (NANO).

[4]  Kihyun Choi,et al.  Reliability Characterization on Advanced FinFET Technology , 2021, International Interconnect Technology Conference.

[5]  W. Choi,et al.  LTPS TFTs with an Amorphous Silicon Buffer Layer and Source/Drain Extension , 2020, Electronics.

[6]  S. Tripathi,et al.  Strategic Review on Different Materials for FinFET Structure Performance Optimization , 2020, IOP Conference Series: Materials Science and Engineering.

[7]  Yogesh Pratap,et al.  Comparative Analysis of Junctionless FinFET and Inverted Mode FinFET as Phosphine (PH3) Gas Sensor , 2020, 2020 5th International Conference on Devices, Circuits and Systems (ICDCS).

[8]  Tae-Woo Kim.  Effects of Equivalent-Oxide-Thickness and Fin-Width Scaling on In0.53Ga0.47As Tri-Gate Metal-Oxide-Semiconductor-Field-Effect-Transistors with Al2O3/HfO2 for Low-Power Logic Applications , 2019 .

[9]  Sobhit Saxena,et al.  Asymmetric Gated Ge-Si0.7Ge0.3 nHTFET and pHTFET for Steep Subthreshold Characteristics , 2019, International Journal of Microstructure and Materials Properties.

[10]  Shekhar Verma,et al.  Analysis and Design of high-K Material Nanowire Transistor for Improved Performance , 2019, 2019 IEEE 10th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON).

[11]  S Senith,et al.  Exploration Of N-Finfet On Various Gate Materials In 22nm And 20nm Technology , 2019 .

[12]  J. Xiang,et al.  Atomic Layer Deposition (ALD) of Metal Gates for CMOS , 2019, Applied Sciences.

[13]  V. Moroz,et al.  A 3-D TCAD Framework for NBTI—Part I: Implementation Details and FinFET Channel Material Impact , 2019, IEEE Transactions on Electron Devices.

[14]  Lukas Czornomaz,et al.  InGaAs FinFETs Directly Integrated on Silicon by Selective Growth in Oxide Cavities , 2018, Materials.

[15]  T. Ghani,et al.  MRAM as Embedded Non-Volatile Memory Solution for 22FFL FinFET Technology , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[16]  A. Schenk,et al.  InGaAs-on-Insulator FinFETs with Reduced Off-Current and Record Performance , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[17]  B. Bindu,et al.  A physics-based 3-D potential and threshold voltage model for undoped triple-gate FinFET with interface trapped charges , 2018, Journal of Computational Electronics.

[18]  V Vijayalakshmi,et al.  Design and Modelling of 6T FinFET SRAM in 18nm , 2018, 2018 3rd International Conference on Communication and Electronics Systems (ICCES).

[19]  S. Baishya,et al.  Temperature effect on RF/analog and linearity parameters in DMG FinFET , 2018, Applied Physics A.

[20]  Trupti Ranjan Lenka,et al.  Small-signal model parameter extraction of E-mode N-polar GaN MOS-HEMT using optimization algorithms and its comparison , 2018, Journal of Semiconductors.

[21]  Y. Chauhan,et al.  Evaluation of 10-nm Bulk FinFET RF Performance—Conventional Versus NC-FinFET , 2018, IEEE Electron Device Letters.

[22]  S. Baishya,et al.  Comparative Analysis Among Single Material Gate, Double Material Gate, and Triple Material Gate FinFETs: RF/Analog and Digital Inverter Performance , 2018, Journal of Nanoelectronics and Optoelectronics.

[23]  T. Jeong,et al.  Modeling of FinFET Self-Heating Effects in multiple FinFET Technology Generations with implication for Transistor and Product Reliability , 2018, 2018 IEEE Symposium on VLSI Technology.

[24]  Taiki Uemura,et al.  Technology Scaling Trend of Soft Error Rate in Flip-Flops in $1\times$ nm Bulk FinFET Technology , 2018, IEEE Transactions on Nuclear Science.

[25]  Trupti Ranjan Lenka,et al.  Compact thermal noise model for enhancement mode N-polar GaN MOS-HEMT including 2DEG density solution with two sub-bands , 2018, IET Circuits Devices Syst..

[26]  S. Baishya,et al.  3D analytical modeling of surface potential, threshold voltage, and subthreshold swing in dual-material-gate (DMG) SOI FinFETs , 2018 .

[27]  Eric Beyne,et al.  Impact of 1μ m TSV via-last integration on electrical performance of advanced FinFET devices , 2018, 2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM).

[28]  Seungbae Lee,et al.  Investigation of alpha-induced single event transient (SET) in 10 nm FinFET logic circuit , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[29]  Sriadibhatla Sridevi,et al.  High Speed FinFET Traff Comparator Based Function Generator , 2018, 2018 Internat2018 International Conference on Computation of Power, Energy, Information and Communication (ICCPEIC)ional conference on computation of power, energy, Information and Communication (ICCPEIC).

[30]  Mahbub Rashed,et al.  Design and Technology Co-Optimization for exploring Power, Performance, Area and Manufacturability Trade-offs in Advanced FDSOI and FinFET Technologies , 2018, 2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM).

[31]  M. Hellenbrand,et al.  A Method for Determining Trap Distributions of Specific Channel Surfaces in InGaAs Tri-Gate MOSFETs , 2018, IEEE Journal of the Electron Devices Society.

[32]  William Song,et al.  A 4-Lane 1.25-to-28.05Gb/s multi-standard 6pJ/b 40dB transceiver in 14nm FinFET with independent TX/RX rate support , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[33]  Kaushik Roy,et al.  Design Space Exploration of Hysteresis-Free HfZrOx-Based Negative Capacitance FETs , 2017, IEEE Electron Device Letters.

[34]  P. Su,et al.  Suppressed Fin-LER Induced Variability in Negative Capacitance FinFETs , 2017, IEEE Electron Device Letters.

[35]  Abhishek Kumar.  Analog and RF performance of a multigate FinFET at nano scale , 2016 .

[36]  Narayanan Vijaykrishnan,et al.  Device Circuit Co Design of FEFET Based Logic for Low Voltage Processors , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[37]  Dheeraj Sharma,et al.  Analyses of DC and analog/RF performances for short channel quadruple-gate gate-all-around MOSFET , 2015, Microelectron. J..

[38]  Chenming Hu,et al.  Sub-60mV-swing negative-capacitance FinFET without hysteresis , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[39]  I. Starkov,et al.  Asymptotic Description of the Time and Temperature Hysteresis in the Framework of Landau-Khalatnikov Equation , 2014 .

[40]  R. Narang,et al.  Impact of Temperature Variations on the Device and Circuit Performance of Tunnel FET: A Simulation Study , 2013, IEEE Transactions on Nanotechnology.

[41]  R. S. Gupta,et al.  An Investigation of Linearity Performance and Intermodulation Distortion of GME CGT MOSFET for RFIC Design , 2012, IEEE Transactions on Electron Devices.

[42]  A. Orouji,et al.  Leakage current reduction in nanoscale fully-depleted SOI MOSFETs with modified current mechanism , 2012 .

[43]  Thomas Mikolajick,et al.  Incipient Ferroelectricity in Al‐Doped HfO2 Thin Films , 2012 .

[44]  C. Hu,et al.  Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelectric operation , 2011, 2011 International Electron Devices Meeting.

[45]  U. Böttger,et al.  Ferroelectricity in hafnium oxide thin films , 2011 .

[46]  Rishu Chaujar,et al.  Device linearity and intermodulation distortion comparison of dual material gate and conventional AlGaN/GaN high electron mobility transistor , 2011, Microelectron. Reliab..

[47]  A. Godoy,et al.  Analytic Model for the Surface Potential and Drain Current in Negative Capacitance Field-Effect Transistors , 2010, IEEE Transactions on Electron Devices.

[48]  S. Datta,et al.  Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.

[49]  J.-P. Raskin,et al.  Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization , 2006, IEEE Transactions on Electron Devices.

[50]  J.-P. Raskin,et al.  Dependence of finFET RF performance on fin width , 2006, Digest of Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[51]  Chenming Hu,et al.  MOSFET gate leakage modeling and selection guide for alternative gate dielectrics based on leakage considerations , 2003 .

[52]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[53]  H.C.Liu,et al.  Negative capacitance effect in semiconductor devices , 1998, cond-mat/9806145.

[54]  William Redman-White,et al.  Self-heating effects in SOI MOSFETs and their measurement by small signal conductance techniques , 1996 .

[55]  I.P. Kaminow,et al.  Principles and applications of ferroelectrics and related materials , 1978, Proceedings of the IEEE.

[56]  P. Teja,et al.  Comparison of MOSFET, MESFET, FinFET and SOI- FinFET , 2020 .

[57]  G. Pahwa,et al.  Impact of Process Variations on Negative Capacitance FinFET Devices and Circuits , 2018, IEEE Electron Device Letters.

[58]  peixiong zhao,et al.  Scaling Effects on Single-Event Transients in InGaAs FinFETs , 2018, IEEE Transactions on Nuclear Science.

[59]  Asif Islam Khan,et al.  Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor , 2016, IEEE Electron Device Letters.

[60]  T. Boscke,et al.  Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field effect transistors , 2011, 2011 International Electron Devices Meeting.