Validation of kill-rate and yield model for clustering visual defects in semiconductor manufacturing
暂无分享,去创建一个
[1] J. A. Cunningham. The use and evaluation of yield models in integrated circuit manufacturing , 1990 .
[2] R. K. Nahar. The yield models and defect density monitors for integrated circuit diagnosis , 1993 .
[3] N. Nishio,et al. Advanced defect-kill-rate estimation and yield analysis incorporating defect clustering , 1999, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314).
[4] E. Ryabova,et al. Methodology for yield analysis based on targeted defect impact studies , 2001, 2001 IEEE International Symposium on Semiconductor Manufacturing. ISSM 2001. Conference Proceedings (Cat. No.01CH37203).
[5] U. Kaempf,et al. The binomial test: a simple tool to identify process problems , 1995 .
[6] K. Saito,et al. Experimental analysis and new modeling of MOS LSI yield associated with the number of elements , 1982 .
[7] Vijayan N. Nair,et al. Model-free estimation of defect clustering in integrated circuit fabrication , 1997 .
[8] Robert Spence,et al. The Parametric Yield Enhancement of Integrated Circuits , 1991, Int. J. Circuit Theory Appl..
[9] Albert V. Ferris-Prabhu,et al. On the assumptions contained in semiconductor yield models , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] J. Zalnoski,et al. Limited yield estimation for visual defect sources , 1997 .
[11] H. Kikuchi,et al. A method of quantitative defect analysis and yield forecast by an advanced kill rate from line monitoring data , 1999, 1999 4th International Workshop on Statistical Metrology (Cat. No.99TH8391).
[12] Charles H. Stapper. LSI yield modeling and process monitoring , 2000, IBM J. Res. Dev..