A 3.3 V all digital phase-locked loop with small DCO hardware and fast phase lock
暂无分享,去创建一个
[1] Roland E. Best. Phase-Locked Loops , 1984 .
[2] N. Kitamura,et al. PLL-based BiCMOS on-chip clock generator for very high speed microprocessor , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.
[3] Mehmet Soyuer,et al. A Fully Monolithic 1.25ghz cmos Frequency Synthesizer , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.
[4] Keng L. Wong,et al. A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .
[5] Marvin K. Simon,et al. Phase-locked loops & their application , 1978 .
[6] J. Lundberg,et al. An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .
[7] M. Bayer,et al. Cell based fully integrated CMOS frequency synthesizers , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.
[8] Philip W. Mcentarfer,et al. Cell-based fully integrated CMOS frequency synthesizers , 1993 .