NPP Safety Automation Systems Analysis: State of the Art

[1]  Hanno Wupper,et al.  Timed automaton models for simple programmable logic controllers , 1999, Proceedings of 11th Euromicro Conference on Real-Time Systems. Euromicro RTS'99.

[2]  Eckehard Schnieder,et al.  Integration of software specification techniques for applications in engineering : priority program SoftSpez of the German Research Foundation (DFG) : final report , 2004 .

[3]  Sriram K. Rajamani,et al.  The SLAM project: debugging system software via static analysis , 2002, POPL '02.

[4]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[5]  Armin Biere,et al.  Simple Bounded LTL Model Checking , 2004, FMCAD.

[6]  Josef Tapken,et al.  MOBY/PLC - Graphical Development of PLC-Automata , 1998, FTRTFT.

[7]  John A. McDermid,et al.  Safety Case Construction and Reuse Using Patterns , 1997, SAFECOMP.

[8]  Sebastian Engell,et al.  A Unifying Semantics for Sequential Function Charts , 2004, SoftSpez Final Report.

[9]  Olivier Rossi,et al.  Formal Modeling of Timed Function Blocks for the Automatic Verification of Ladder Diagram Programs , 2000 .

[10]  Sérgio Vale Aguiar Campos,et al.  Symbolic Model Checking , 1993, CAV.

[11]  Hanno Wupper,et al.  Design of a PLC Control Program for a Batch Plant VHS Case Study , 2001, Eur. J. Control.

[12]  Junbeom Yoo,et al.  NuEditor - A Tool Suite for Specification and Verification of NuSCR , 2004, SERA.

[13]  Georg Frey,et al.  Formalization of existing PLC Programs: A Survey , 2003 .

[14]  Monika Heiner,et al.  A Petri Net Semantics for the PLC Language Instruction List , 1998 .

[15]  Jacques Raguideau,et al.  CLAIRE: an event-driven simulation tool for test and validation of software programs , 2002, Proceedings International Conference on Dependable Systems and Networks.

[16]  Marco Pistore,et al.  NuSMV 2: An OpenSource Tool for Symbolic Model Checking , 2002, CAV.

[17]  Martin Lange,et al.  Bounded Model Checking for Weak Alternating Büchi Automata , 2006, CAV.

[18]  Steven P. Miller,et al.  A methodology for improving mode awareness in flight guidance design , 2002, Proceedings. The 21st Digital Avionics Systems Conference.

[19]  Jan Tretmans,et al.  A Formal Approach to Conformance Testing , 1993, Protocol Test Systems.

[20]  Georg Frey,et al.  Design and formal analysis of Petri net based logic control algorithms = Entwurf und formale Analyse Petrinetz-basierter Steuerungsalgorithmen , 2002 .

[21]  Nicolas Halbwachs,et al.  LUSTRE: A declarative language for programming synchronous systems* , 1987 .

[22]  Paul B. Jackson,et al.  Clause Form Conversions for Boolean Circuits , 2004, SAT (Selected Papers.

[23]  Alan Wassyng,et al.  Lessons Learned from a Successful Implementation of Formal Methods in an Industrial Project , 2003, FME.

[24]  Éric Rutten,et al.  A synchronous model of IEC 61131 PLC languages in SIGNAL , 2001, Proceedings 13th Euromicro Conference on Real-Time Systems.

[25]  Marco Roveri,et al.  Bounded Verification of Past LTL , 2004, FMCAD.

[26]  Denis Javaux,et al.  Models and Mechanized Methods that Integrate Human Factors into Automation Design , 2000 .

[27]  Timo Latvala,et al.  Incremental and Complete Bounded Model Checking for Full PLTL , 2005, CAV.

[28]  Lothar Litz,et al.  Formal methods in PLC programming , 2000, Smc 2000 conference proceedings. 2000 ieee international conference on systems, man and cybernetics. 'cybernetics evolving to systems, humans, organizations, and their complex interactions' (cat. no.0.

[29]  Ilkka Niemelä,et al.  Model-Based Analysis of an Arc Protection and an Emergency Cooling System , 2008 .

[30]  Ernst-Rüdiger Olderog,et al.  Correct Real-Time Software for Programmable Logic Controllers , 1999, Correct System Design.

[31]  Carl E. Landwehr,et al.  Basic concepts and taxonomy of dependable and secure computing , 2004, IEEE Transactions on Dependable and Secure Computing.

[32]  Peter G. Bishop,et al.  Integrity Static Analysis of COTS/SOUP , 2003, SAFECOMP.

[33]  Jan Tretmans,et al.  On-the-fly conformance testing using SPIN , 2000, International Journal on Software Tools for Technology Transfer.

[34]  Antti Huima,et al.  Implementing Conformiq Qtronic , 2007, TestCom/FATES.

[35]  Niklas Sörensson,et al.  Temporal induction by incremental SAT solving , 2003, BMC@CAV.

[36]  U Pulkkinen,et al.  Licensing process for safety-critical software-based systems , 2000 .

[37]  Viktor Schuppan,et al.  Linear Encodings of Bounded LTL Model Checking , 2006, Log. Methods Comput. Sci..

[38]  Henning Dierks,et al.  Moby/RT: A Tool for Specification and Verification of Real-Time Systems , 2003, COCV@ETAPS.

[39]  Ansgar Fehnker,et al.  Verification and optimization of a PLC control schedule , 2000, International Journal on Software Tools for Technology Transfer.

[40]  Ralf Huuck,et al.  Software verification for programmable logic controllers , 2006 .

[41]  Armin Biere,et al.  Simple Is Better: Efficient Bounded Model Checking for Past LTL , 2005, VMCAI.

[42]  Henning Dierks,et al.  PLC-automata: a new class of implementable real-time automata , 1997, Theor. Comput. Sci..

[43]  Marko Mäkelä,et al.  Maria: Modular Reachability Analyser for Algebraic System Nets , 2002, ICATPN.

[44]  John Haigh,et al.  Probabilistic Risk Analysis: Foundations and Methods , 2003 .

[45]  Edmund M. Clarke,et al.  Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic , 1981, Logic of Programs.

[46]  Armando Tacchella,et al.  Benefits of Bounded Model Checking at an Industrial Setting , 2001, CAV.

[47]  Junbeom Yoo,et al.  Control and Data Flow Testing on Function Block Diagrams , 2005, SAFECOMP.

[48]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[49]  Jang-Soo Lee,et al.  A formal software requirements specification method for digital nuclear plant protection systems , 2005, J. Syst. Softw..

[50]  Per Bjesse,et al.  Finding Bugs in an Alpha Microprocessor Using Satisfiability Solvers , 2001, CAV.

[51]  Armin Biere,et al.  Symbolic Model Checking without BDDs , 1999, TACAS.

[52]  T. Govier.  A practical study of argument , 1985 .

[53]  Georg Frey,et al.  Application of symbolic and bounded model checking to the verification of logic control systems , 2005, 2005 IEEE Conference on Emerging Technologies and Factory Automation.

[54]  Armin Biere,et al.  Verifiying Safety Properties of a Power PC Microprocessor Using Symbolic Model Checking without BDDs , 1999, CAV.

[55]  Junbeom Yoo,et al.  Synthesis of FBD-based PLC design from NuSCR formal specification , 2005, Reliab. Eng. Syst. Saf..

[56]  Claude Marché,et al.  The Why/Krakatoa/Caduceus Platform for Deductive Program Verification , 2007, CAV.

[57]  Jang-Soo Lee,et al.  PLC-Based Safety Critical Software Development for Nuclear Power Plants , 2004, SAFECOMP.

[58]  Sriram K. Rajamani,et al.  SLAM and Static Driver Verifier: Technology Transfer of Formal Methods inside Microsoft , 2004, IFM.

[59]  Anne Kaldewaij,et al.  Programming - the derivation of algorithms , 1990, Prentice Hall international series in computer science.

[60]  Edmund M. Clarke,et al.  Design and Synthesis of Synchronization Skeletons Using Branching Time Temporal Logic , 2008, 25 Years of Model Checking.

[61]  Robin E. Bloomfield,et al.  Process modelling to support dependability arguments , 2002, Proceedings International Conference on Dependable Systems and Networks.

[62]  Jan Tretmans,et al.  Testing Transition Systems: An Annotated Bibliography , 2000, MOVEP.

[63]  Peter G. Bishop,et al.  A conservative theory for long term reliability growth prediction , 1996, Proceedings of ISSRE '96: 7th International Symposium on Software Reliability Engineering.

[64]  Philippe Schnoebelen,et al.  Towards the automatic verification of PLC programs written in Instruction List , 2000, Smc 2000 conference proceedings. 2000 ieee international conference on systems, man and cybernetics. 'cybernetics evolving to systems, humans, organizations, and their complex interactions' (cat. no.0.

[65]  Angelika Mader,et al.  A Classification of PLC Models and Applications , 2000 .

[66]  Mary Sheeran,et al.  Checking Safety Properties Using Induction and a SAT-Solver , 2000, FMCAD.

[67]  Peter G. Bishop,et al.  Using a log-normal failure rate distribution for worst case bound reliability prediction , 2003, 14th International Symposium on Software Reliability Engineering, 2003. ISSRE 2003..

[68]  Peter G. Bishop,et al.  Software criticality analysis of COTS/SOUP , 2003, Reliab. Eng. Syst. Saf..

[69]  Poong-Hyun Seong,et al.  Development of a verification method for timed function blocks using ESDT and SMV , 2004, Eighth IEEE International Symposium on High Assurance Systems Engineering, 2004. Proceedings..

[70]  Zohar Manna,et al.  The calculus of computation - decision procedures with applications to verification , 2007 .

[71]  Gerard J. Holzmann,et al.  The Model Checker SPIN , 1997, IEEE Trans. Software Eng..

[72]  Frits W. Vaandrager,et al.  Operational and Logical Semantics for Polling Real-Time Systems , 1998, FTRTFT.

[73]  Victor Carreño,et al.  Analyzing Mode Confusion via Model Checking , 1999, SPIN.

[74]  Joseph Sifakis,et al.  Specification and verification of concurrent systems in CESAR , 1982, Symposium on Programming.

[75]  Randal E. Bryant,et al.  Symbolic Boolean manipulation with ordered binary-decision diagrams , 1992, CSUR.

[76]  H. X. Willems.  Compact Timed Automata for PLC Programs , 2007 .

[77]  Tim Kelly,et al.  A Pragmatic Approach to Reasoning about the Assurance of Safety Arguments , 2003, SCS.

[78]  Zohar Manna,et al.  Temporal verification of reactive systems - safety , 1995 .

[79]  Adam L. Turk,et al.  Verification of Real Time Chemical Processing Systems , 1997, HART.

[80]  I. Moon.  Modeling programmable logic controllers for logic verification , 1994, IEEE Control Systems.

[81]  Johan Lilius,et al.  prod 3.2: An Advanced Tool for Efficient Reachability Analysis , 1997, CAV.

[82]  Peter G. Bishop,et al.  A Methodology for Safety Case Development , 2000, SSS.