Symbolic verification of requirements in VRS system

VRS (Verification Requirements Specifications) system is a tool for processing formal requirements during the initial stage of software, hardware, or system development. Symbolic modeling and deductive methods are used for detection of issues such as safety violations, deadlocks, nondeterminism, or livelocks. The formal representation of requirements also supports the generation of test suites as well as the synthesis of a design model.

[1]  Thomas Weigert,et al.  Basic protocols, message sequence charts, and the verification of requirements specifications , 2005, Comput. Networks.

[2]  Robert B. Jones.  Symbolic Simulation Methods for Industrial Formal Verification , 2002 .

[3]  Patrick Cousot,et al.  Formal Verification by Abstract Interpretation , 2012, NASA Formal Methods.

[4]  Alexander A. Letichevsky,et al.  Properties of a predicate transformer of the VRS system , 2010 .

[5]  Edmund M. Clarke,et al.  Counterexample-guided abstraction refinement , 2003, 10th International Symposium on Temporal Representation and Reasoning, 2003 and Fourth International Conference on Temporal Logic. Proceedings..

[6]  Stefania Gnesi,et al.  The Integration Project for the JACK Environement , 1994 .