Energy Efficient Reduced Area Overhead Spin-Orbit Torque Non-Volatile SRAMs

This paper proposes two spin orbit torque nonvolatile static random-access memories (SOT-NVSRAMs) with reduced area overhead. One of the proposed cells comprises nine transistors (9T) and a pair of complementary SOT-MTJs and the other comprises seven transistors (7T), two MOM diodes stacked over a pair of complementary SOT-MTJs. The proposed 7T cell has only one overhead transistor compared to the standard 6T SRAM cell, achieving at least 50% reduction compared to other SOT-NVSRAM designs in the literature. Moreover, the always complementary MTJs aid to increase the read margin and speed, leading to at least 20% lower restore energy of our proposed 9T cell compared to others. Furthermore, the two SOT-MTJs are written serially resulting in at least 32% lower store energy of both designs than the counterparts in the literature. In addition, the two SOT-MTJs are totally disconnected from the 6T cell in the nominal SRAM operation, which aids in maintaining the conventional SRAM high performance. Our proposed cell achieves at least 2.2x and 1.9x improvement in a figure-of-merit defined as energy and area product compared to its counterparts in the literature.

[1]  H. Ohno,et al.  A spin-orbit torque switching scheme with collinear magnetic easy axis and current configuration. , 2016, Nature nanotechnology.

[2]  Hoi-Jun Yoo,et al.  4.6 A1.93TOPS/W scalable deep learning/inference processor with tetra-parallel MIMD architecture for big-data applications , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[3]  H. Ohno,et al.  A 1 Mb Nonvolatile Embedded Memory Using 4T2MTJ Cell With 32 b Fine-Grained Power Gating Scheme , 2013, IEEE Journal of Solid-State Circuits.

[4]  Yusuke Shuto,et al.  Nonvolatile delay flip-flop using spin-transistor architecture with spin transfer torque MTJs for power-gating systems , 2011 .

[5]  Fei Li,et al.  Energy- and Area-Efficient Spin–Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Fei Li,et al.  Area-Efficient Multibit-per-Cell Architecture for Spin-Orbit-Torque Magnetic Random-Access Memory With Dedicated Diodes , 2018, IEEE Magnetics Letters.

[7]  Mark Horowitz,et al.  1.1 Computing's energy problem (and what we can do about it) , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[8]  C. Neau,et al.  Leakage in nanometer scale CMOS circuits , 2003, 2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672).

[9]  Mohab Anis,et al.  8T1R: A novel low-power high-speed RRAM-based non-volatile SRAM design , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[10]  Jun-Seok Park,et al.  14.6 A 1.42TOPS/W deep convolutional neural network recognition processor for intelligent IoE systems , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[11]  Luca Benini,et al.  Origami: A 803-GOp/s/W Convolutional Network Accelerator , 2015, IEEE Transactions on Circuits and Systems for Video Technology.

[12]  Weisheng Zhao,et al.  Low Store Power High-Speed High-Density Nonvolatile SRAM Design With Spin Hall Effect-Driven Magnetic Tunnel Junctions , 2017, IEEE Transactions on Nanotechnology.

[13]  Kaushik Roy,et al.  High Performance and Energy-Efficient On-Chip Cache Using Dual Port (1R/1W) Spin-Orbit Torque MRAM , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[14]  M. Julliere.  Tunneling between ferromagnetic films , 1975 .

[15]  Fabrizio Lombardi,et al.  On the Restore Operation in MTJ-Based Nonvolatile SRAM Cells , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  J. Hirsch.  Spin Hall Effect , 1999, cond-mat/9906160.

[17]  C. Heng,et al.  Area Efficient Shared Diode Multi-Level Cell SOT-MRAM , 2018, IEEE Transactions on Magnetics.

[18]  Arnab Raha,et al.  Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.