Breakdown voltage walkout effect in ESD protection devices
暂无分享,去创建一个
Using experimental and numerical simulation analysis the breakdown voltage walkout effect has been studied in 40 V ESD protection devices based on extended drain MOS devices implemented in a 5 V CMOS process. A similar effect has been observed in 100 V and 24 V BiCMOS processes. The physical mechanism of this effect is revealed as the result of hot electron capture in the thick field oxide of the extended drain region. To address this, a method to reduce the walkout effect in high voltage ESD devices is proposed and experimentally validated.
[1] Vladislav A. Vashchenko,et al. Physical Limitations of Semiconductor Devices , 2008 .
[2] V.A. Vashchenko,et al. ESD protection of double-diffusion devices in submicron CMOS processes , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).
[3] D. Brisbin,et al. PMOS drain breakdown voltage walk-in: a new failure mode in high power BiCMOS applications , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.