Improve clock gating through power-optimal enable function selection
暂无分享,去创建一个
[1] Andreas Wortmann,et al. The impact of clock gating schemes on the power dissipation of synthesizable register files , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[2] Frans Theeuwen,et al. Power Reduction Through Clock Gating by Symbolic Manipulation , 1997 .
[3] D.R. Sulaiman. Using clock gating technique for energy reduction in portable computers , 2008, 2008 International Conference on Computer and Communication Engineering.
[4] Massoud Pedram,et al. Clock-gating and its application to low power design of sequential circuits , 2000 .
[5] Robert K. Brayton,et al. DAG-aware AIG rewriting: a fresh look at combinational logic synthesis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[6] Andreas Kuehlmann,et al. Equivalence checking combining a structural SAT-solver, BDDs, and simulation , 2000, Proceedings 2000 International Conference on Computer Design.
[7] Gila Kamhi,et al. A new paradigm for synthesis and propagation of clock gating conditions , 2008, 2008 45th ACM/IEEE Design Automation Conference.