Task Graph Generation

There are many intelligent design tools available, which are being used at the highest level of abstraction. These tools are very effective in solving the hardware/software co-synthesis problems. These tools require the input specification of the problem to be in the form of one or more task graph. Currently, one major problem is that many real time embedded system designs are specified in high level programming languages, not task graphs. The designer can manually transform the input specification from the used computer language to a task graph form, but this job has tedious and error prone problems. The task graph generation described in this paper reduces the potential for error and time required by automating the task graph process

[1]  Daniel A. Reed,et al.  Integrated compilation and scalability analysis for parallel systems , 1998, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192).

[2]  Monica S. Lam,et al.  Coarse-grain parallel programming in Jade , 1991, PPOPP '91.

[3]  Niraj K. Jha,et al.  Task graph extraction for embedded system synthesis , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[4]  Michel Cosnard,et al.  Automatic task graph generation techniques , 1995, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.

[5]  Brian Armstrong,et al.  Performance forecasting: towards a methodology for characterizing large computational applications , 1998, Proceedings. 1998 International Conference on Parallel Processing (Cat. No.98EX205).

[6]  Thomas Fahringer,et al.  A static parameter based performance prediction tool for parallel programs , 1993, ICS '93.

[7]  Graham R. Nudd,et al.  An Introduction to the Layered Characterisation for High Performance Systems , 1997 .

[8]  James C. Browne,et al.  The CODE 2.0 graphical parallel programming language , 1992, ICS '92.

[9]  Sungdo Moon,et al.  Evaluating Automatic Parallelization in SUIF , 2000, IEEE Trans. Parallel Distributed Syst..

[10]  Tao Yang,et al.  PYRROS: static task scheduling and code generation for message passing multiprocessors , 1992 .

[11]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[12]  Rajive L. Bagrodia,et al.  MPI-SIM: using parallel simulation to evaluate MPI programs , 1998, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274).

[13]  Ishfaq Ahmad,et al.  CASCH: a tool for computer-aided scheduling , 2000, IEEE Concurr..

[14]  Marios D. Dikaiakos,et al.  FAST: a functional algorithm simulation testbed , 1994, Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems.

[15]  Geoffrey C. Fox,et al.  Interpreting the performance of HPF/Fortran 90D , 1994, Proceedings of Supercomputing '94.