A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 $\mu$s Frequency Acquisition Time

This paper presents a design of a wide-range transceiver without an external reference clock. The self-biased and multi-band PLL with self-initialization technique is used for the wide-operating range of 140 Mb/s to 1.96 Gb/s and fast frequency acquisition time of 7.2 μs. A linear phase detector which has no dead-zone problem is proposed for a phase adjustment with a low-jitter performance. The RMS jitter of the recovered clock is 11.4 ps at 70 MHz operation. The overall transceiver consumes 388 mW at 2.5 V supply and occupies 3.41 mm2 in a 0.25-μm 1P5M CMOS technology.

[1]  Un-Ku Moon,et al.  A CMOS self-calibrating frequency synthesizer , 2000, IEEE Journal of Solid-State Circuits.

[2]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[3]  Miao Li,et al.  A 0.18-μm CMOS clock and data recovery circuit with reference-less dual loops , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[4]  Deog-Kyoon Jeong,et al.  A fully integrated 0.13 /spl mu/m CMOS 10 Gb Ethernet transceiver with XAUI interface , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  Chulwoo Kim,et al.  A 0.004mm/sup 2/ Portable Multiphase Clock Generator Tile for 1.2GHz RISC Microprocessor , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[6]  David G. Messerschmitt.  Frequency Detectors for PLL Acquisition in Timing and Carrier Recovery , 1979, IEEE Trans. Commun..

[7]  Chulwoo Kim,et al.  A 0.004-mm$^{2}$ Portable Multiphase Clock Generator Tile for 1.2-GHz RISC Microprocessor , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Jae-Yoon Sim,et al.  A 650Mb/s-to-8Gb/s referenceless CDR circuit with automatic acquisition of data rate , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  Suhwan Kim,et al.  A 180-Mb/s to 3.2-Gb/s, continuous-rate, fast-locking CDR without using external reference clock , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[10]  Jaeha Kim,et al.  Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL , 2003 .

[11]  J. Okamura,et al.  A Wide Band CDR for Digital Video Data Transmission , 2005, 2005 IEEE Asian Solid-State Circuits Conference.