Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Cryogenic device models are essential for the reliable design of the cryo-CMOS interface that enables large-scale quantum computers. In this paper, mismatch characterization and modeling of a 40-nm bulk CMOS process over the 4.2–300 K temperature range is studied, towards an all-operating-region mismatch model. An overall increase of variability is shown, in particular in the subthreshold region at cryogenic temperatures due to a dramatic increase of the subthreshold slope mismatch. Mismatch in strong inversion is modeled by the Croon model while the weak-inversion region is modeled by taking subthresh-old slope variability into account. This results in the first model capable of predicting mismatch over the whole range of operating regions and temperatures.

[1]  Arnout Beckers,et al.  Characterization and Modeling of 28-nm Bulk CMOS Technology Down to 4.2 K , 2018, IEEE Journal of the Electron Devices Society.

[2]  Craig T. Jin,et al.  Impact of Series Resistance on Bulk CMOS Current Matching Over the 5–300K Temperature Range , 2017, IEEE Electron Device Letters.

[3]  Lieven M. K. Vandersypen,et al.  1.4 Quantum computing - the next challenge in circuit and system design , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  Torsten Lehmann,et al.  Effect of deep cryogenic temperature on silicon-on-insulator CMOS mismatch: A circuit designer’s perspective , 2014 .

[5]  P. Andricciola,et al.  The Temperature Dependence of Mismatch in Deep-Submicrometer Bulk MOSFETs , 2009, IEEE Electron Device Letters.

[6]  E. Charbon,et al.  Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures , 2018, IEEE Journal of the Electron Devices Society.

[7]  Paolo Magnone,et al.  FinFET Mismatch in Subthreshold Region: Theory and Experiments , 2010, IEEE Transactions on Electron Devices.

[8]  Juin J. Liou,et al.  A review of recent MOSFET threshold voltage extraction methods , 2002, Microelectron. Reliab..

[9]  Edoardo Charbon,et al.  Characterization and Model Validation of Mismatch in Nanometer CMOS at Cryogenic Temperatures , 2018, 2018 48th European Solid-State Device Research Conference (ESSDERC).

[10]  Lin Song,et al.  Cryo-CMOS electronic control for scalable quantum computing , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[11]  Willy Sansen,et al.  Matching Properties of Deep Sub-Micron MOS Transistors , 2005 .

[12]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .