4H-SiC epitaxial layer growth by trichlorosilane (TCS)

Abstract The growth rate of 4H-SiC epilayers has been increased up to 100 μm/h with the use of trichlorosilane instead of silane as the silicon precursor. The epitaxial layers grown with this process have been characterized by electrical, optical and structural characterization methods. Schottky diodes, manufactured on the epitaxial layer grown with trichlorosilane at 1600 °C, have higher yield and lower defect density in comparison to diodes realized on epilayers grown with the standard epitaxial process. Both very low ( 13 /cm 3 ) and very high (∼10 19 /cm 3 ) doping levels have been reached with this process. The interface between very high and low doped regions is on the order of 30–50 nm. Very thick (>100 μm) epitaxial layer has been grown and the Schottky diodes realized on these layers with a good yield (>87%). This process gives the opportunity to realize very high-power devices with breakdown voltages in the range of 10 kV with a low cost SiC epitaxy process.

[1]  J. Perrin,et al.  High-speed homoepitaxy of SiC from methyltrichlorosilane by chemical vapor deposition , 2005 .

[2]  Jianhui Zhang,et al.  Fabrication and characterization of 11-kV normally off 4H-SiC trenched-and-implanted vertical junction FET , 2004, IEEE Electron Device Letters.

[3]  Jie Zhang,et al.  Electrically active defects in n-type 4H-silicon carbide grown in a vertical hot-wall reactor , 2003 .

[4]  H. Tsuchida,et al.  Evaluation of Free Carrier Lifetime and Deep Levels of the Thick 4H-SiC Epilayers , 2004 .

[5]  M. Masi,et al.  Gas‐Phase and Surface Kinetics of Epitaxial Silicon Carbide Growth Involving Chlorine‐Containing Species , 2006 .

[6]  J. Villain,et al.  Physics of crystal growth , 1998 .

[7]  A. Henry,et al.  Very high epitaxial growth rate of SiC using MTS as chloride-based precursor , 2007 .

[8]  A. Agarwal,et al.  10-kV, 123-m/spl Omega//spl middot/cm/sup 2/ 4H-SiC power DMOSFETs , 2004, IEEE Electron Device Letters.

[9]  Brett Hull,et al.  Drift-Free, 50 A, 10 kV 4H-SiC PiN Diodes with Improved Device Yields , 2005 .

[10]  H. Lendenmann,et al.  Properties and origins of different stacking faults that cause degradation in SiC PiN diodes , 2004 .

[11]  D. Moscatelli,et al.  Modeling of epitaxial silicon carbide deposition , 2005 .

[12]  L. Calcagno,et al.  Quantitative carrier profiling in ion-implanted 6H–SiC , 2001 .

[13]  A. Ellison,et al.  High temperature CVD growth of SiC , 1999 .

[14]  E. Janzén,et al.  Electrical Activity of Residual Boron in Silicon Carbide , 2002 .

[15]  Filippo Giannazzo,et al.  Carrier concentration profiles in 6H-SiC by scanning capacitance microscopy , 2001 .

[16]  A. Henry,et al.  Deep levels created by low energy electron irradiation in 4H-SiC , 2004 .

[17]  A. Henry,et al.  Morphology and polytype disturbances in sublimation growth of SiC epitaxial layers , 1999 .

[18]  L. Calcagno,et al.  New Achievements on CVD Based Methods for SiC Epitaxial Growth , 2005 .

[19]  H. Matsunami,et al.  Midgap levels in both n- and p-type 4H–SiC epilayers investigated by deep level transient spectroscopy , 2005 .

[20]  P. Alexandrov,et al.  Demonstration of the first 10-kV 4H-SiC Schottky barrier diodes , 2003, IEEE Electron Device Letters.

[21]  Maurizio Masi,et al.  Reduced order model for the CVD of epitaxial silicon from silane and chlorosilanes , 2001 .

[22]  T. Kimoto,et al.  Fast homoepitaxial growth of 4H-SiC with low basal-plane dislocation density and low trap concentration by hot-wall chemical vapor deposition , 2007 .