Network-on-chip based architecture of H.264 video decoder

In this paper we describe architecture for H.264/AVC video decoder. This architecture exploits NoC (network-on-chip) for data transport between decoder blocks and is optimized for efficient processing, simple data flow and management. Proposed solution enables flexible device structure configuration and supports testing and verification environments. The presented original architecture is general and can be adopted to develop any modern video and audio codec.

[1]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[2]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[3]  A. Luczak,et al.  A flexible architecture for image reconstruction in H.264/AVC decoders , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[4]  Faouzi Kossentini,et al.  H.264/AVC baseline profile decoder complexity analysis , 2003, IEEE Trans. Circuits Syst. Video Technol..

[5]  Zhihua Wang,et al.  Design of adaptive deblocking filter for H.264/AVC decoder SOC , 2009 .

[6]  Liang-Gee Chen,et al.  Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  Jar-Ferr Yang,et al.  Combined Decoding and Flexible Transform Designs for Effective H.264/AVC Decoders , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[8]  Chen-Yi Lee,et al.  An H.264/AVC decoder with 4/spl times/4-block level pipeline , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  Shin-Dug Kim,et al.  Optimization of Memory Management for H.264/AVC Decoder , 2006, 2006 8th International Conference Advanced Communication Technology.