VLSI implementation with double cipher and media processing for ad-hoc network
暂无分享,去创建一个
M-a Fukase | K. Ichinohe | N. Mimura | K. Narita | T. Takaki | T. Sato
[1] Yici Cai,et al. An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Tomoaki Sato,et al. Cipher and media possibility of a ubiquitous processor , 2009, 2009 9th International Symposium on Communications and Information Technology.
[3] Taewhan Kim,et al. Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] David Blaauw,et al. Making typical silicon matter with Razor , 2004, Computer.
[5] Kaushik Roy,et al. Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Shih-Chieh Chang,et al. Performance Optimization Using Variable-Latency Design Style , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Masa-aki FUKASE,et al. A Waved Multifunctional Unit on Account of Multimedia Mobile Computing , 2009 .
[8] Trevor N. Mudge,et al. Power: A First-Class Architectural Design Constraint , 2001, Computer.
[9] Tomoaki Sato,et al. Double cipher implementation in a ubiquitous processor chip , 2011, The 8th Electrical Engineering/ Electronics, Computer, Telecommunications and Information Technology (ECTI) Association of Thailand - Conference 2011.
[10] Xin Chen,et al. A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.