Concurrent fault simulation on message passing multicomputers

Even though hardware accelerators are common in very large scale integration (VLSI) computer-aided design (CAD), fault simulation is a notable exception because of limited availability of memory, the need for dynamic memory management and the complexity of the algorithms themselves. Although simplified fault simulation algorithms that assume a zero delay circuit model can be accelerated, their applicability is limited. Most application specific integrated circuits (ASIC's) designed in industry today have on-chip memory blocks of different dimensions and characteristics, enhancing the complexity of a fault simulator. In this paper, we present a multiple delay algorithm for concurrent fault simulation of logic gates and functional memory blocks. This algorithm has been implemented on the microprogrammable accelerator for rapid simulation (MARS) hardware accelerator system with a 22 MHz clock and a capacity to simulate circuits with millions of devices. Speedup factors of 20 to 30 are easily achieved when compared to software simulators running on comparable hardware platforms and using identical circuit models.

[1]  Douglas B. Armstrong,et al.  A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.

[2]  Chi-Yuan Lo,et al.  Algorithms for an Advanced Fault Simulation System in MOTIS , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Nikolaus Gouders,et al.  PARIS: a parallel pattern fault simulator for synchronous sequential circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[4]  Dong Sam Ha,et al.  HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.

[5]  Sunil Jain,et al.  Statistical Fault Analysis , 1985, IEEE Design & Test of Computers.

[6]  K.-T. Cheng,et al.  Fault simulation in a pipelined multiprocessor system , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[7]  Srinivas Patil,et al.  Fault partitioning issues in an integrated parallel test generation/fault simulation environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[8]  Prathima Agrawal,et al.  A hardware logic simulation system , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  H. K. Lee,et al.  HOPE: an efficient parallel fault simulator , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[10]  Prithviraj Banerjee.  Parallel algorithms for VLSI computer-aided design , 1994 .

[11]  Wu-Tung Cheng,et al.  Differential fault simulation for sequential circuits , 1990, J. Electron. Test..

[12]  Janak H. Patel,et al.  PROOFS: a fast, memory-efficient sequential circuit fault simulator , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Ernst G. Ulrich.  Concurrent Simulation at the Switch, Gate, and Register Levels , 1985, ITC.

[14]  J. Tellier,et al.  High-Speed Concurrent Fault Simulation with Vectors and Scalars , 1980, 17th Design Automation Conference.

[15]  Charles L. Seitz,et al.  Multicomputers: message-passing concurrent computers , 1988, Computer.

[16]  Franc Brglez,et al.  A Fast Fault Grader: Analysis and Applications , 1985, International Test Conference.

[17]  Vishwani D. Agrawal,et al.  Concurrent and comparative discrete event simulation , 1993 .

[18]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.

[19]  P. R. Menon,et al.  Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.

[20]  Soumitra Bose,et al.  Concurrent fault simulation of logic gates and memory blocks on message passing multicomputers , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.