On the effect of stuck-at faults on delay-insensitive nanoscale circuits
暂无分享,去创建一个
[1] Weidong Kuang,et al. Iterative ring and power-aware design techniques for self-timed digital circuits , 2003 .
[2] T. Isokawa,et al. Fault-tolerance in nanocomputers: a cellular array approach , 2004, IEEE Transactions on Nanotechnology.
[3] Ferdinand Peper,et al. Reversible Computation in Asynchronous Cellular Automata , 2002, UMC.
[4] Ferdinand Peper,et al. Embedding Universal Delay-Insensitive Circuits in Asynchronous Cellular Spaces , 2003, Fundam. Informaticae.
[5] Jia Di,et al. Energy-aware multiplier design in multi-rail encoding logic , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
[6] F. Peper,et al. Laying out circuits on asynchronous cellular arrays: a step towards feasible nanocomputers? , 2003 .
[7] Maurice Margenstern,et al. Universality of Reversible Hexagonal Cellular Automata , 1999, RAIRO Theor. Informatics Appl..
[8] F. Peper,et al. Computation by Asynchronously Updating Cellular Automata , 2004 .