Technology migration technique for designs with strong RET-driven layout restrictions

Restrictive design rules (RDRs) have been introduced as a simplified layout optimization method to better enable resolution enhancement techniques in ultra-deep submicron designs (16). In this paper, we study the technology migration problem for designs with strong RET-driven layout restrictions, i.e., RDR constraints, which require devices (gates) to be placed on a coarse pitch and in a single orientation. In particular, we study the legalization problem with on-pitch constraints for devices with an objective of minimum layout perturbation. The problem can be formulated as an integer linear programming (ILP) problem with a set of stringent integer constraints, and it can be approximated as a mixed integer linear programming (MILP) problem. Instead of using an MILP solver to solve it, we propose a two-stage method --- first the target on-pitch positions for gates are computed and second the original problem is relaxed to a linear programming problem. Library cell layouts designed in a technology with conventional ground rules have been migrated successfully to a technology with RDRs using our approach.

[1]  Jonathan Allen,et al.  Minplex - A Compactor that Minimizes the Bounding Rectangle and Individual Rectangles in a Layout , 1986, 23rd ACM/IEEE Design Automation Conference.

[2]  Andrew B. Kahng,et al.  Manufacturing-aware physical design , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[3]  Lars W. Liebmann,et al.  High-performance circuit design for the RET-enabled 65-nm technology node , 2004, SPIE Advanced Lithography.

[4]  Jianwen Zhu,et al.  Automatic process migration of datapath hard IP libraries , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[5]  A. Richard Newton,et al.  A circuit disassembly technique for synthesizing symbolic layouts from mask descriptions , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Lars Liebmann,et al.  Layout impact of resolution enhancement techniques: impediment or opportunity? , 2003, ISPD '03.

[7]  Jianwen Zhu,et al.  Calligrapher: a new layout migration engine based on geometric closeness , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[8]  Fook-Luen Heng,et al.  Application of automated design migration to alternating phase shift mask design , 2001, ISPD '01.

[9]  Lars W. Liebmann,et al.  Layout optimization at the pinnacle of optical lithography , 2003, SPIE Advanced Lithography.

[10]  Fook-Luen Heng,et al.  Backend CAD flows for "restrictive design rules" , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[11]  Fook-Luen Heng,et al.  A VLSI artwork legalization technique based on a new criterion of minimum layout perturbation , 1997, ISPD '97.

[12]  Kenneth Steiglitz,et al.  Combinatorial Optimization: Algorithms and Complexity , 1981 .

[13]  Fook-Luen Heng,et al.  A fast minimum layout perturbation algorithm for electromigration reliability enhancement , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[14]  Jin-fuw Lee,et al.  VLSI Layout Compaction with Grid and Mixed Constraints , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Chak-Kuen Wong,et al.  An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints , 1983, 20th Design Automation Conference Proceedings.

[16]  Peter D. Rhyins,et al.  Dense only phase-shift template lithography , 2003, SPIE Advanced Lithography.

[17]  Anoop Gupta.  ACE: A Circuit Extractor , 1983, 20th Design Automation Conference Proceedings.