Module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths
暂无分享,去创建一个
The authors present a novel approach to the problem of register-transfer (RT) design optimization of pipelined data paths. They perform module assignment with the goal of maximizing the interconnect sharing between RT-level components. The interconnect sharing task is modeled as a constrained clique partitioning problem. They have developed a fast and efficient polynomial time heuristic procedure to solve this problem. This procedure is 30-50 times faster than other existing heuristics while still producing better results for the authors' purposes.<<ETX>>
[1] Nohbyung Park,et al. Synthesis of High-Speed Digital Systems. , 1985 .
[2] Rajiv Jain,et al. Experience with the ADAM Synthesis System , 1989, 26th ACM/IEEE Design Automation Conference.
[3] Fadi J. Kurdahi,et al. REAL: A Program for REgister ALlocation , 1987, 24th ACM/IEEE Design Automation Conference.