CAMAS: Static and Dynamic Hybrid Cache Management for CPU-FPGA Platforms
暂无分享,去创建一个
[1] Yun Liang,et al. An efficient compiler framework for cache bypassing on GPUs , 2013, ICCAD 2013.
[2] Won Woo Ro,et al. Access pattern-aware cache management for improving data utilization in GPU , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).
[3] Wei Zhang,et al. A hybrid approach to cache management in heterogeneous CPU-FPGA platforms , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[4] Wei Zhang,et al. PAAS: A system level simulator for heterogeneous computing architectures , 2017, 2017 27th International Conference on Field Programmable Logic and Applications (FPL).
[5] Gustavo Alonso,et al. doppioDB: A hardware accelerated database , 2017, 2017 27th International Conference on Field Programmable Logic and Applications (FPL).
[6] Shuaiwen Song,et al. Locality-Driven Dynamic GPU Cache Bypassing , 2015, ICS.
[7] Jason Cong,et al. The SMEM Seeding Acceleration for DNA Sequence Alignment , 2016, 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM).
[8] Yu Wang,et al. Coordinated static and dynamic cache bypassing for GPUs , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).
[9] Mateo Valero,et al. Improving Cache Management Policies Using Dynamic Reuse Distances , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.
[10] Kristof Beyls,et al. Reuse Distance as a Metric for Cache Behavior. , 2001 .
[11] Xuhao Chen,et al. Adaptive Cache Management for Energy-Efficient GPU Computing , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.
[12] Yan Solihin,et al. Counter-Based Cache Replacement and Bypassing Algorithms , 2008, IEEE Transactions on Computers.
[13] Wen-mei W. Hwu,et al. Run-Time Adaptive Cache Hierarchy Management via Reference Analysis , 1997, ISCA.
[14] Mainak Chaudhuri,et al. Bypass and insertion algorithms for exclusive last-level caches , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).
[15] Jeffrey Stuecheli,et al. CAPI: A Coherent Accelerator Processor Interface , 2015, IBM J. Res. Dev..