Substrate thermal model reduction for efficient transient electrothermal simulation

A multiport RC network reduction technique based on congruence transformation was developed specifically for improving the efficiency of temperature calculation in electrothermal simulations. This technique helps reduce the size of the three-dimensional lumped RC network, which is commonly used to model substrate heat conduction, while still preserving the input/output characteristics at the port nodes. A smaller thermal network leads to more efficient substrate temperature calculation. Furthermore, the reduced network can be combined with the device netlist to perform tightly-coupled electrothermal simulation for some cases when the large data size dictates the employment of the more time-consuming relaxation-based temperature calculation method. Our method is applicable to both static and dynamic electrothermal simulations for either localized or large-scale analyses. Runtime improvements in the range of 2/spl times//spl sim/3/spl times/ have been achieved in simulations.

[1]  A. Yang,et al.  Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations , 1996, 33rd Design Automation Conference Proceedings, 1996.

[2]  B. Parlett,et al.  The Lanczos algorithm with selective orthogonalization , 1979 .

[3]  Márta Rencz,et al.  Electro-thermal and logi-thermal simulation of VLSI designs , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[4]  J. P. Fradin,et al.  Automatic Computation of Conductive Conductances Intervening in the Thermal Chain , 1995 .

[5]  Peter Schwarz,et al.  Electro-thermal circuit simulation using simulator coupling , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Andrew T. Yang,et al.  Stable and efficient reduction of substrate model networks using congruence transforms , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[7]  Sung-Mo Kang,et al.  ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Andrew T. Yang,et al.  Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Martin D. F. Wong,et al.  A matrix synthesis approach to thermal placement , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  A. Bontemps,et al.  Realistic and efficient simulation of electro-thermal effects in VLSI circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[11]  P. R. Gray,et al.  Computer simulation of integrated circuits in the presence of electrothermal interaction , 1976 .

[12]  David J. Allstot,et al.  Electrothermal simulation of integrated circuits , 1993 .

[13]  V. Szekely,et al.  Identification of RC networks by deconvolution: chances and limits , 1998 .

[14]  S. Lindenkreuz,et al.  Fully coupled dynamic electro-thermal simulation , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Andrew T. Yang,et al.  Integrated circuit substrate coupling models based on Voronoi tessellation , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Andrzej J. Strojwas,et al.  MONSTR: A Complete Thermal Simulator of Electronic Systems , 1994, 31st Design Automation Conference.

[17]  Tong Li,et al.  Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress , 1998, ICCAD '98.