论文信息 - High resolution time-interval measuring module with Vernier scale - 字舞流文

High resolution time-interval measuring module with Vernier scale

Marcin Kowalski | Dariusz Chaberski | Robert Frankowski | Sławomir Grzelak | Marek Zieliński

[1] P. Dudek,et al. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[2] J. Kalisz,et al. Delay-locked loop technique for temperature stabilisation of internal delays of CMOS FPGA devices , 2000 .

[3] Marek Zieliński,et al. Fast, real‐time multichannel scaler, construction and applications , 1996 .