Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks

Low supply voltage requires the device threshold to be reduced in order to maintain performance. Due to the exponential relationship between leakage current and threshold voltage in the weak inversion region, leakage power can no longer be ignored. In this paper we present a technique to accurately estimate leakage power by accurately modeling the leakage current in transistor stacks. The standby leakage current model has been verified by IISPICE. We demonstrate that the dependence of leakage power on primary input combinations can be accounted for by this model. Based on our analysis we can determine good bounds for leakage power in the standby mode. As a by-product of this analysis, we can also determine the set of input vectors which can put the circuits in the low-power standby mode. Results on a large number of benchmarks indicate that proper input selection can reduce the standby leakage power by more than 50% for some circuits.

[1]  Mark C. Johnson,et al.  A model for leakage control by MOS transistlor stacking , 1997 .

[2]  Ping Yang,et al.  A Monte Carlo approach for power estimation , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Lawrence. Davis,et al.  Handbook Of Genetic Algorithms , 1990 .

[4]  Ibrahim N. Hajj,et al.  Power Estimation in Sequential Circuitsy , 1995, 32nd Design Automation Conference.

[5]  Farid N. Najm,et al.  Transition density, a stochastic measure of activity in digital circuits , 1991, 28th ACM/IEEE Design Automation Conference.

[6]  Kaushik Roy,et al.  A power macromodeling technique based on power sensitivity , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  K. Roy,et al.  Estimation Of Circuit Activity Considering Signal Correlations And Simultaneous Switching , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[8]  Farid N. Najm,et al.  Statistical Estimation of the Switching Activity in Digital Circuitsy , 1994, 31st Design Automation Conference.

[9]  Kurt Keutzer,et al.  Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[10]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[11]  CircuitsyMichael G. Xakellis,et al.  Statistical Estimation of the SwitchingActivity in Digital , 1994 .

[12]  K. Roy,et al.  Power sensitivity—a new method to estimate power dissipation considering uncertain specifications of primary inputs , 1997, ICCAD 1997.

[13]  José C. Monteiro,et al.  A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits , 1994, 31st Design Automation Conference.

[14]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[15]  Radu Marculescu,et al.  Efficient Power Estimation for Highly Correlated Input Streams , 1995, 32nd Design Automation Conference.

[16]  Bing J. Sheu,et al.  BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .

[17]  Radu Marculescu,et al.  Switching activity analysis considering spatiotemporal correlations , 1994, ICCAD.

[18]  Kaushik Roy,et al.  Circuit activity based logic synthesis for low power reliable operations , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Chi-Ying Tsui,et al.  Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs , 1994, 31st Design Automation Conference.

[20]  R. Marculescu,et al.  Switching Activity Analysis Considering Spatioternporal Correlations , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[21]  Kaushik Roy,et al.  Accurate power estimation of CMOS sequential circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[22]  Farid N. Najm,et al.  A gate-level leakage power reduction method for ultra-low-power CMOS circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[23]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[24]  M. Aoki,et al.  Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs) , 1993 .

[25]  Kurt Keutzer,et al.  Estimation of power dissipation in CMOS combinational circuits , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.