Feedback control for providing QoS in NoC based multicores
暂无分享,去创建一个
[1] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[2] Kees G. W. Goossens,et al. Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.
[3] Jörg Henkel,et al. Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures , 2008, 2008 Design, Automation and Test in Europe.
[4] Radu Marculescu,et al. User-Aware Dynamic Task Allocation in Networks-on-Chip , 2008, 2008 Design, Automation and Test in Europe.
[5] E. Rijpkema,et al. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[6] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[7] Fabien Clermidy,et al. An asynchronous NOC architecture providing low latency service and its multi-level design framework , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.
[8] William J. Dally,et al. A Delay Model for Router Microarchitectures , 2001, IEEE Micro.
[9] Shashi Kumar,et al. Slack-time aware routing in NoC systems , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[10] Sharad Malik,et al. Orion: a power-performance simulator for interconnection networks , 2002, MICRO.
[11] William J. Dally,et al. Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.
[12] Radu Marculescu,et al. Variation-adaptive feedback control for networks-on-chip with multiple clock domains , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[13] Ran Ginosar,et al. QNoC Asynchronous Router with Dynamic Virtual Channel Allocation , 2007, First International Symposium on Networks-on-Chip (NOCS'07).
[14] Axel Jantsch,et al. Network on Chip : An architecture for billion transistor era , 2000 .
[15] Ran Ginosar,et al. QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..
[16] Yixin Diao,et al. Feedback Control of Computing Systems , 2004 .
[17] Kees G. W. Goossens,et al. Networks on silicon: combining best-effort and guaranteed services , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[18] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).