A Look Up Table design with 3D bipolar RRAMs
暂无分享,去创建一个
[1] Pedro M. Figueiredo,et al. Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Horst Zimmermann,et al. A 0.12μm CMOS Comparator Requiring 0.5V at 600MHz and 1.5V at 6GHz , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] Yiran Chen,et al. PCMO Device With High Switching Stability , 2010, IEEE Electron Device Letters.
[4] Wei Zhang,et al. 3D-HIM: A 3D High-density Interleaved Memory for bipolar RRAM design , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.
[5] Mircea R. Stan,et al. CMOS/nano co-design for crossbar-based molecular electronic systems , 2003 .
[6] Vaughn Betz,et al. How Much Logic Should Go in an FPGA Logic Block? , 1998, IEEE Des. Test Comput..
[7] FPGA Architecture White Paper , 2006 .
[8] 裕幸 飯田,et al. International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .
[9] C. Hu,et al. 9nm half-pitch functional resistive memory cell with <1µA programming current using thermally oxidized sub-stoichiometric WOx film , 2010, 2010 International Electron Devices Meeting.
[10] Yiran Chen,et al. Geometry variations analysis of TiO2 thin-film and spintronic memristors , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[11] Frédéric Rivoallon,et al. Achieving Higher System Performance with the Virtex-5 Family of FPGAs , 2006 .
[12] Hao Yan,et al. Programmable nanowire circuits for nanoprocessors , 2011, Nature.
[13] P. Chow,et al. The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[14] Yu Zhou,et al. Low power FPGA design using hybrid CMOS-NEMS approach , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).
[15] Kinam Kim,et al. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O(5-x)/TaO(2-x) bilayer structures. , 2011, Nature materials.
[16] R. Waser,et al. Nanoionics-based resistive switching memories. , 2007, Nature materials.
[17] S. Yang,et al. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .
[18] I. Baek,et al. Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[19] Matt Klein,et al. Power Consumption at 40 and 45 Nm , 2009 .
[20] Y. Inoue,et al. High Speed Unipolar Switching Resistance RAM (RRAM) Technology , 2006, 2006 International Electron Devices Meeting.