A low-power programmable DLL-based clock generator with wide-range anti-harmonic lock
暂无分享,去创建一个
[1] David J. Foley,et al. CMOS DLL based 2 V, 3.2 ps jitter, 1 GHz clock synthesizer and temperature compensated tunable oscillator , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[2] P. R. Gray,et al. A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000 .
[3] Junghyup Lee,et al. A 480-MHz to 1-GHz sub-picosecond clock generator with a fast and accurate automatic frequency calibration in 0.13-µm CMOS , 2007, 2007 IEEE Asian Solid-State Circuits Conference.
[4] R. Senthinathan,et al. A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os , 2004, IEEE Journal of Solid-State Circuits.
[5] Chulwoo Kim,et al. Low-power small-area ±7.28 ps jitter 1 GHz DLL-based clock generator , 2002 .
[6] Shen-Iuan Liu,et al. A 40GHz DLL-Based Clock Generator in 90nm CMOS Technology , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[7] Shen-Iuan Liu,et al. A fast locking and low jitter delay-locked loop using DHDL , 2003 .
[8] G. Chien,et al. A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.
[9] Chulwoo Kim,et al. A 120-MHz–1.8-GHz CMOS DLL-Based Clock Generator for Dynamic Frequency Scaling , 2006, IEEE Journal of Solid-State Circuits.
[10] Chulwoo Kim,et al. An anti-harmonic, programmable DLL-based frequency multiplier for dynamic frequency scaling , 2007, 2007 IEEE Asian Solid-State Circuits Conference.
[11] Chih-Hsing Lin,et al. A 2.24GHz Wide Range Low Jitter DLL-Based Frequency Multiplier using PMOS Active Load for Communication Applications , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[12] Wonchan Kim,et al. A dual-loop delay-locked loop using multiple voltage-controlled delay lines , 2001 .
[13] Jaeha Kim,et al. Adaptive supply serial links with sub-1 V operation and per-pin clock recovery , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[14] William J. Dally,et al. A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips , 2002, IEEE J. Solid State Circuits.
[15] Sung-Mo Kang,et al. Low-power small-area /spl plusmn/7.28 ps jitter 1 GHz DLL-based clock generator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).