Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach

Layout parasitics can significantly affect the performance of analog integrated circuits (ICs). In this paper, a systematic method of optimizing an existing analog layout considering parasitics is presented for technology migration and performance retargeting. This method represents the locations of layout rectangle edges as variables and extracts circuit and layout integrity such as device symmetry, matching, and design rules as constraints. To ensure the desired circuit performance, bounds of layout parasitics are determined first. These bounds are used to constrain the layout geometries while retargeting existing high-quality layouts across technologies and specification sets. The problem is then solved by a graph-based algorithm combined with nonlinear optimization. The proposed method has been implemented in a parasitic-aware automatic layout optimization and retargeting tool (intellectual property reuse-based analog IC layout). Its efficiency and effectiveness are demonstrated by successfully retargeting operational amplifiers within 1 min of CPU time.

[1]  C.-J. Richard Shi,et al.  Correct-by-construction layout-centric retargeting of large analog designs , 2004, Proceedings. 41st Design Automation Conference, 2004..

[2]  Robin Lougee,et al.  The Common Optimization INterface for Operations Research: Promoting open-source software in the operations research community , 2003, IBM J. Res. Dev..

[3]  Rob A. Rutenbar,et al.  A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits , 2004, Proceedings. 41st Design Automation Conference, 2004..

[4]  A. Rodríguez-Vázquez,et al.  Generation of Technology-Independent Retargetable Analog Blocks , 2002 .

[5]  John K. Ousterhout,et al.  Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[7]  C.-J. Richard Shi,et al.  Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts , 2006, ICCAD.

[8]  C.-J. Richard Shi,et al.  Multilevel symmetry-constraint generation for retargeting large analog layouts , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  C.-J. Richard Shi,et al.  Template-driven parasitic-aware optimization of analog integrated circuit layouts , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[10]  A. Sangiovanni-Vincentelli,et al.  Use of performance sensitivities in routing analog circuits , 1990, IEEE International Symposium on Circuits and Systems.

[11]  C.-J. Richard Shi,et al.  IPRAIL - intellectual property reuse-based analog IC layout automation , 2003, Integr..

[12]  Michiel Steyaert,et al.  CYCLONE: automated design and layout of RF LC-oscillators , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  C.-J. Richard Shi,et al.  Automatic device layout generation for analog layout retargeting , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[14]  Michiel Steyaert,et al.  CYCLONE: automated design and layout of RF LC-oscillators , 2000, Proceedings 37th Design Automation Conference.

[15]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[16]  Kuang-Wei Chiang.  Resistance Extraction and Resistance Calculation in GOALIE2 , 1989, 26th ACM/IEEE Design Automation Conference.

[17]  Georges Gielen,et al.  Analog layout generation for performance and manufacturability , 1999 .

[18]  S. Bhattacharya,et al.  Template-Based Parasitic-Aware Optimization and Retargeting of Analog and RF Integrated Circuit Layouts , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[19]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[20]  A. Hastings.  The Art of Analog Layout , 2000 .

[21]  Jonathan Allen,et al.  Minplex - A Compactor that Minimizes the Bounding Rectangle and Individual Rectangles in a Layout , 1986, 23rd ACM/IEEE Design Automation Conference.

[22]  Alberto L. Sangiovanni-Vincentelli,et al.  Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Lorenz T. Biegler,et al.  On the implementation of an interior-point filter line-search algorithm for large-scale nonlinear programming , 2006, Math. Program..

[24]  Hidetoshi Onodera,et al.  An efficient algorithm for layout compaction problem with symmetry constraints , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.