Hyperspectral image compression on reconfigurable platforms

In this paper we present an implementation of the image compression routine SPIHT in reconfigurable logic. A discussion on why adaptive logic is required, as opposed to an ASIC, is provided along with background material on the image compression algorithm. We analyzed several discrete wavelet transform architectures and selected the folded DWT design. In addition we provide a study on what storage elements are required for each wavelet coefficient. The paper uses a modification to the original SPIHT algorithm needed to parallelize the computation. The architecture of the SPIHT engine is based upon fixed-order SPIHT, developed specifically for use within adaptive hardware. For an N /spl times/ N image fixed-order SPIHT may be calculated in N/sup 2//4 cycles. Square images which are powers of 2 up to 1024 /spl times/ 1024 are supported by the architecture. Our system was developed on an Annapolis Microsystems WildStar board populated with Xilinx Virtex-E parts.

[1]  Paul Molitor,et al.  A pipelined architecture for partitioned DWT based lossy image compression using FPGA's , 2001, FPGA '01.

[2]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[3]  C. Valens,et al.  A Really Friendly Guide to Wavelets , 1999 .

[4]  V. Ralph Algazi,et al.  Analysis-based coding of image transform and subband coefficients , 1995, Optics & Photonics.

[5]  Jerome M. Shapiro,et al.  Embedded image coding using zerotrees of wavelet coefficients , 1993, IEEE Trans. Signal Process..

[6]  Chaitali Chakrabarti,et al.  Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers , 1995, IEEE Trans. Signal Process..

[7]  Andreas Antoniou,et al.  Hardware implementation of a wavelet based image compression coder , 1998, 1998 IEEE Symposium on Advances in Digital Filtering and Signal Processing. Symposium Proceedings (Cat. No.98EX185).

[8]  T. Nishitani,et al.  VLSI architectures for discrete wavelet transforms , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Chaitali Chakrabarti,et al.  Architectures for wavelet transforms: A survey , 1996, J. VLSI Signal Process..

[10]  Jeff Dozier.  The EOS Data and Information System (EOSDIS) , 1992 .

[11]  Andy C. Downton,et al.  Parallel pipeline implementation of wavelet transforms , 1997 .

[12]  Wim Sweldens,et al.  Lifting scheme: a new philosophy in biorthogonal wavelet constructions , 1995, Optics + Photonics.

[13]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[14]  William A. Pearlman,et al.  A new, fast, and efficient image codec based on set partitioning in hierarchical trees , 1996, IEEE Trans. Circuits Syst. Video Technol..

[15]  Amara Lynn Graps,et al.  An introduction to wavelets , 1995 .