On-wafer de-embedding pattern design for reduced uncertainty under an area constraint