Impact of super-steep-retrograde channel doping profiles on the performance of scaled devices

Super-steep retrograded (SSR) channels were compared to uniformly doped (UD) channels as devices are scaled down from 250 nm to the 50 nm technology node, according to the scheme targeted by the National Technology Roadmap for Semiconductors (1997). The comparison was done at the same gate length L/sub gate/ and the same off-state leakage current I/sub off/, where it was found that SSR profiles always have higher threshold voltages, poorer subthreshold swings, higher linear currents, and lower saturation currents than UD profiles. Using a simulation strategy that takes into account the impact of short-channel effects on drive current, it was found that the improved short-channel effect of retrograde profiles is not enough to translate into a higher performance over the UD channels for all technologies. Hence, if the effective gate-dielectric thickness scales linearly with technology, retrograde doping will not be useful from a performance point of view. However, if the scaling of the gate-dielectric is limited to about 2 nm, SSR profiles can give higher drive current than UD channels for the end of the roadmap devices. Thus, the suitability of SSR channels over UD channels depends on the gate-dielectric scaling strategy. Simulations using a self-consistent Schrodinger-Poisson solver were also used to show that the impact of quantum mechanical (QM) effects on the long-channel characteristics of SSR and UD MOSFET's will be similar.

[1]  B. Davari,et al.  Indium channel implant for improved short-channel behavior of submicrometer NMOSFETs , 1993, IEEE Electron Device Letters.

[2]  Sensitivity of subthreshold current to profile variations in long-channel MOSFETs , 1996 .

[3]  K. Takeuchi,et al.  Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  C. Lage,et al.  Device drive current degradation observed with retrograde channel profiles , 1995, Proceedings of International Electron Devices Meeting.

[5]  T. Skotnicki,et al.  Electrical performances of retrograde versus conventional profile MOSFETs , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[6]  P. Woerlee,et al.  A simple model for quantisation effects in heavily-doped silicon MOSFETs at inversion conditions , 1994 .

[7]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[8]  Renate Sitte,et al.  Device parameter changes caused by manufacturing fluctuations of deep submicron MOSFET's , 1994 .

[9]  A. F. Tasch,et al.  A comprehensive model for inversion layer hole mobility for simulation of submicrometer MOSFET's , 1991 .

[10]  Toru Tatsumi,et al.  0.1 /spl mu/m delta-doped MOSFET using post low-energy implanting selective epitaxy , 1994, Proceedings of 1994 VLSI Technology Symposium.

[11]  Ken Yamaguchi,et al.  A New Short Channel MOSFET with an Atomic-Layer-Doped Impurity-Profile (ALD-MOSFET) , 1983 .

[12]  C. Hu,et al.  A comparative study of advanced MOSFET concepts , 1996 .

[13]  H.I. Smith,et al.  Electron velocity overshoot at room and liquid nitrogen temperatures in silicon inversion layers , 1988, IEEE Electron Device Letters.

[14]  Vivek De,et al.  Effects of random MOSFET parameter fluctuations on total power consumption , 1996, ISLPED.

[15]  Juan Bautista Roldán,et al.  Study of the effects of a stepped doping profile in short-channel MOSFETs , 1997 .

[16]  T. Nishida,et al.  Design and performance of 0.1- mu m CMOS devices using low-impurity-channel transistors (LICT's) , 1992, IEEE Electron Device Letters.

[17]  A. Tasch,et al.  A new approach to verify and derive a transverse-field-dependent mobility model for electrons in MOS inversion layers , 1989 .

[18]  V. K. De,et al.  Device parameter optimization for reduced short channel effects in retrograde doping MOSFET's , 1996 .