Design methodology for the S/390 Parallel Enterprise Server G4 microprocessors

This paper describes the design methodology employed in the design of the S/390® Parallel Enterprise Server G4 microprocessors. Issues of verifying design metrics of area, power, noise, timing, testability, and functional correctness are discussed within the context of a transistor-level custom design approach. Practical issues of managing the complexity of a 7.8-million-transistor design and encouraging design productivity are introduced.

[1]  Charles P. Roth,et al.  The PowerPC 604 microprocessor design methodology , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  Leon Stok,et al.  High-level synthesis in an industrial environment , 1995, IBM J. Res. Dev..

[3]  Yosinori Watanabe,et al.  Logic decomposition during technology mapping , 1995, ICCAD.

[4]  Robert F. Damiano,et al.  BDDMAP: a technology mapper based on a new covering algorithm , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[5]  Daniel Brand,et al.  In the driver's seat of BooleDozer , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Ronald A. Rohrer,et al.  Piecewise approximate circuit simulation , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Daniel K. Beece,et al.  The IBM engineering verification engine , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[8]  Robert H. Dennard,et al.  Modeling and characterization of long on-chip interconnections for high-performance microprocessors , 1995, IBM Journal of Research and Development.

[9]  Carl Ebeling,et al.  SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm , 1993, 30th ACM/IEEE Design Automation Conference.

[10]  Kenneth L. Shepard,et al.  Global Harmony: coupled noise analysis for full-chip RC interconnect networks , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[11]  B. J. Rubin,et al.  An electromagnetic approach for modeling high performance computer packages , 1990 .

[12]  D. I. Cheng,et al.  Error Diagnosis for Transistor-Level Verification , 1994, 31st Design Automation Conference.

[13]  Rajiv V. Joshi,et al.  A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture , 1991 .

[14]  Lawrence T. Pileggi,et al.  Time-domain macromodels for VLSI interconnect analysis , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Leon Stok,et al.  Retiming revisited and reversed , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Vivek Raghavan,et al.  AWESpice: a general tool for the accurate and efficient simulation of interconnect problems , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[17]  H. H. Chen,et al.  Minimizing chip-level simultaneous switching noise for high-performance microprocessor design , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[18]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[19]  E BryantRandal.  Graph-Based Algorithms for Boolean Function Manipulation , 1986 .

[20]  Arvind Srinivasan,et al.  Verity - A formal verification program for custom CMOS circuits , 1995, IBM J. Res. Dev..

[21]  Roland W. Freund,et al.  Reduced-order modeling of large passive linear circuits by means of the SYPVL algorithm , 1996, ICCAD 1996.

[22]  Alberto L. Sangiovanni-Vincentelli,et al.  Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  T.L. Savarino,et al.  Efficient on-chip delay estimation for leaky models of multiple-source nets , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[24]  W. Weeks.  Calculation of Coefficients of Capacitance of Multiconductor Transmission Lines in the Presence of a Dielectric Interface , 1970 .

[25]  Thomas J. Snethen,et al.  Advanced microprocessor test strategy and methodology , 1997, IBM J. Res. Dev..

[26]  Claude E. Shannon,et al.  A symbolic analysis of relay and switching circuits , 1938, Transactions of the American Institute of Electrical Engineers.

[27]  Vinod Narayanan,et al.  Static timing analysis for self resetting circuits , 1996, ICCAD 1996.

[28]  Rui Wang,et al.  S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function , 1992, 30th ACM/IEEE Design Automation Conference.

[29]  Haifang Liao,et al.  Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels , 1995, ICCAD.

[30]  Andreas Kuehlmann,et al.  Formal verification of a PowerPC microprocessor , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[31]  Roland W. Freund,et al.  Reduced-order modeling of large passive linear circuits by means of the SyPVL algorithm , 1996, Proceedings of International Conference on Computer Aided Design.

[32]  P. Yip,et al.  CAD Methodology for the Design of UltraSPARC™ -I Microprocessor at Sun Microsystems Inc. , 1995, 32nd Design Automation Conference.

[33]  Daniel Brand,et al.  Efficient use of large don't cares in high-level and logic synthesis , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[34]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..

[35]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[36]  Vinod Narayanan,et al.  Static timing analysis for self resetting circuits , 1996, Proceedings of International Conference on Computer Aided Design.

[37]  Kenneth L. Shepard,et al.  Practical issues of interconnect analysis in deep submicron integrated circuits , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[38]  Kenneth L. Shepard,et al.  Noise in deep submicron digital design , 1996, Proceedings of International Conference on Computer Aided Design.

[39]  C. L. Ratzlaff,et al.  Modeling The RC-interconnect Effects In A Hierarchical Timing Analyzer , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[40]  Daniel Brand,et al.  Inaccuracies in power estimation during logic synthesis , 1996, Proceedings of International Conference on Computer Aided Design.

[41]  Trevor N. Mudge,et al.  Critical paths in circuits with level-sensitive latches , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[42]  Daniel Brand,et al.  Be careful with don't cares , 1995, ICCAD.

[43]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[44]  Daniel Brand.  Redundancy and Don't Cares in Logic Synthesis , 1983, IEEE Transactions on Computers.