Highly-Secure Physically Unclonable Cryptographic Primitives Using Nonlinear Conductance and Analog State Tuning in Memristive Crossbar Arrays

The rapidly expanding hardware-intrinsic security primitives are aimed at addressing significant security challenges of a massively interconnected world in the age of information technology. The main idea of such primitives is to employ instance-specific process-induced variations in electronic hardware as a source of cryptographic data. Among the emergent technologies, memristive devices provide unique opportunities for security applications due to the underlying stochasticity in their operation. Herein, we report a prototype of a robust, dense, and reconfigurable physical unclonable function primitives based on the three-dimensional passive metal-oxide memristive crossbar circuits, by making positive use of process-induced variations in the devices' nonlinear I-Vs and their analog tuning. We first characterize security metrics for a basic building block of the security primitives based on a two layer stack with monolithically integrated 10x10 250-nm half-pitch memristive crossbar circuits. The experimental results show that the average uniformity and diffusivity, measured on a random sample of 6,000 64-bit responses, out of ~697,000 total, is close to ideal 50% with 5% standard deviation for both metrics. The uniqueness, which was evaluated on a smaller sample by readjusting conductances of crosspoint devices within the same crossbar, is also close to the ideal 50% +/- 1%, while the smallest bit error rate, i.e. reciprocal of reliability, measured over 30-day window under +/-20% power supply variations, was ~ 1.5% +/- 1%. We then utilize multiple instances of the basic block to demonstrate physically unclonable functional primitive with 10-bit hidden challenge generation that encodes more than 10^19 challenge response pairs and has comparable uniformity, diffusiveness, and bit error rate.

[1]  Ligang Gao,et al.  Physical Unclonable Function Exploiting Sneak Paths in Resistive Cross-point Array , 2016, IEEE Transactions on Electron Devices.

[2]  G. Edward Suh,et al.  Extracting secret keys from integrated circuits , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  D. Strukov,et al.  Resistive switching phenomena in thin films: Materials, devices, and applications , 2012 .

[4]  D. Strukov,et al.  Nanoscale Resistive Switching in Amorphous Perovskite Oxide (a‐SrTiO3) Memristors , 2014 .

[5]  R. Williams,et al.  Sub-nanosecond switching of a tantalum oxide memristor , 2011, Nanotechnology.

[6]  Farnood Merrikh-Bayat,et al.  Training and operation of an integrated neuromorphic network based on metal-oxide memristors , 2014, Nature.

[7]  D. Ielmini,et al.  Resistance-dependent amplitude of random telegraph-signal noise in resistive switching memories , 2010 .

[8]  Shimeng Yu,et al.  Experimental Characterization of Physical Unclonable Function Based on 1 kb Resistive Random Access Memory Arrays , 2015, IEEE Electron Device Letters.

[9]  R. Dittmann,et al.  Redox‐Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges , 2009, Advanced materials.

[10]  Ulrich Rührmair,et al.  Physical Unclonable Functions in Cryptographic Protocols: Security Proofs and Impossibility Results , 2012, IACR Cryptol. ePrint Arch..

[11]  R. Dittmann,et al.  Resistive Switching Mechanisms on TaOx and SrRuO3 Thin-Film Surfaces Probed by Scanning Tunneling Microscopy. , 2016, ACS nano.

[12]  D. Strukov,et al.  Phenomenological modeling of memristive devices , 2014, 1406.4219.

[13]  M. Kuhn,et al.  The Advanced Computing Systems Association Design Principles for Tamper-resistant Smartcard Processors Design Principles for Tamper-resistant Smartcard Processors , 2022 .

[14]  Paul Beckett,et al.  A Physical Unclonable Function With Redox-Based Nanoionic Resistive Memory , 2016, IEEE Transactions on Information Forensics and Security.

[15]  M. Kozicki,et al.  Electrochemical metallization memories—fundamentals, applications, prospects , 2011, Nanotechnology.

[16]  Hyunsang Hwang,et al.  Noise-Analysis-Based Model of Filamentary Switching ReRAM With $\hbox{ZrO}_{x}/\hbox{HfO}_{x}$ Stacks , 2011, IEEE Electron Device Letters.

[17]  Wei Lu,et al.  Random telegraph noise and resistance switching analysis of oxide based resistive memory. , 2014, Nanoscale.

[18]  David Naccache,et al.  Towards Hardware-Intrinsic Security - Foundations and Practice , 2010, Information Security and Cryptography.

[19]  Pierangela Samarati,et al.  Proceedings of the 8th ACM conference on Computer and Communications Security , 1998, CCS 2001.

[20]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[21]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[22]  R. Waser,et al.  Electrode kinetics of Cu–SiO2-based resistive switching cells: Overcoming the voltage-time dilemma of electrochemical metallization memories , 2009 .

[23]  R. Williams,et al.  Coupled ionic and electronic transport model of thin-film semiconductor memristive behavior. , 2009, Small.

[24]  gt hutilisateurs,et al.  IEEE International Electron Devices Meeting (IEDM) , 2016 .

[25]  Steven P. Levitan Proceedings of the 44th annual Design Automation Conference , 2007, DAC 2007.

[26]  Harald Haas,et al.  Asilomar Conference on Signals, Systems, and Computers , 2006 .

[27]  Miodrag Potkonjak,et al.  Nano Meets Security: Exploring Nanoelectronic Devices for Security Applications , 2015, Proceedings of the IEEE.

[28]  Thomas Sterling,et al.  Keynote addresses [2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)] , 2013, ICCAD 2013.

[29]  R. Pappu,et al.  Physical One-Way Functions , 2002, Science.

[30]  Cliff Wang,et al.  Introduction to Hardware Security and Trust , 2011 .

[31]  Luca Larcher,et al.  RTS noise characterization of HfOx RRAM in high resistive state , 2013 .

[32]  M. Stutzmann,et al.  Applications of High-Capacity Crossbar Memories in Cryptography , 2011, IEEE Transactions on Nanotechnology.

[33]  20th IEEE European Test Symposium, ETS 2015, Cluj-Napoca, Romania, 25-29 May, 2015 , 2015, ETS.

[34]  R. Williams,et al.  Exponential ionic drift: fast switching and low volatility of thin-film memristors , 2009 .

[35]  Ligang Gao,et al.  High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm , 2011, Nanotechnology.

[36]  Dmitri B. Strukov,et al.  Donor‐Induced Performance Tuning of Amorphous SrTiO3 Memristive Nanodevices: Multistate Resistive Switching and Mechanical Tunability , 2015 .

[37]  Derek Abbott,et al.  Memristive crypto primitive for building highly secure physical unclonable functions , 2015, Scientific Reports.

[38]  Shimeng Yu,et al.  Characterization of low-frequency noise in the resistive switching of transition metal oxide HfO 2 , 2012 .

[39]  Tughrul Arslan,et al.  2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), Beijing, China, May 19-23, 2013 , 2013, International Symposium on Circuits and Systems.

[40]  Fabien Alibart,et al.  Pattern classification by memristive crossbar circuits using ex situ and in situ training , 2013, Nature Communications.

[41]  Kinam Kim,et al.  A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O(5-x)/TaO(2-x) bilayer structures. , 2011, Nature materials.

[42]  IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2010, 5-7 July 2010, Lixouri Kefalonia, Greece , 2010, ISVLSI.

[43]  Stephen A. Benton,et al.  Physical one-way functions , 2001 .

[44]  Damith C. Ranasinghe,et al.  Networked RFID Systems and Lightweight Cryptography , 2008 .

[45]  D. Ielmini,et al.  Physical models of size-dependent nanofilament formation and rupture in NiO resistive switching memories , 2011, Nanotechnology.

[46]  R. Waser,et al.  Nanoionics-based resistive switching memories. , 2007, Nature materials.

[47]  R. Waser,et al.  Thermochemical resistive switching: materials, mechanisms, and scaling projections , 2011 .