Optimization and Implementation of Scaling-Free CORDIC-Based Direct Digital Frequency Synthesizer for Body Care Area Network Systems

Coordinate rotation digital computer (CORDIC) is an efficient algorithm for computations of trigonometric functions. Scaling-free-CORDIC is one of the famous CORDIC implementations with advantages of speed and area. In this paper, a novel direct digital frequency synthesizer (DDFS) based on scaling-free CORDIC is presented. The proposed multiplier-less architecture with small ROM and pipeline data path has advantages of high data rate, high precision, high performance, and less hardware cost. The design procedure with performance and hardware analysis for optimization has also been given. It is verified by Matlab simulations and then implemented with field programmable gate array (FPGA) by Verilog. The spurious-free dynamic range (SFDR) is over 86.85 dBc, and the signal-to-noise ratio (SNR) is more than 81.12 dB. The scaling-free CORDIC-based architecture is suitable for VLSI implementations for the DDFS applications in terms of hardware cost, power consumption, SNR, and SFDR. The proposed DDFS is very suitable for medical instruments and body care area network systems.

[1]  Hsi-Chin Hsin,et al.  Low-power and high-SFDR direct digital frequency synthesizer based on hybrid CORDIC algorithm , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[2]  Reza R. Adhami,et al.  Theoretical Upperbound of the Spurious-Free Dynamic Range in Direct Digital Frequency Synthesizers Realized by Polynomial Interpolation Methods , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Shengyong Chen,et al.  Modeling of Biological Intelligence for SCM System Optimization , 2011, Comput. Math. Methods Medicine.

[4]  Venceslav F. Kroupa A Digital Frequency Synthesizer , 1999 .

[5]  Carlo Samori,et al.  A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-$\mu$m CMOS , 2008, IEEE Journal of Solid-State Circuits.

[6]  Venceslav F. Kroupa The Optimization of Direct Digital Frequency Synthesizer Performance in the Presence of Finite Word Length Effects , 1999 .

[7]  Hsi-Chin Hsin,et al.  Design and simulation of reusable IP CORDIC core for special-purpose processors , 2007, IET Comput. Digit. Tech..

[8]  M. Vanitha,et al.  Implementation of Para-CORDIC Algorithm and Its Applications in Satellite Communication , 2009, 2009 International Conference on Advances in Recent Technologies in Communication and Computing.

[9]  Tze-Yun Sung Memory-efficient and high-speed split-radix FFT/IFFT processor based on pipelined CORDIC rotations , 2006 .

[10]  Wei Huang,et al.  Epidemic metapopulation model with traffic routing in scale-free networks , 2011 .

[11]  J. Vankka Methods of mapping from phase to sine amplitude in direct digital synthesis , 1997, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[12]  Shu-Chung Yi,et al.  A Low-Power Efficient Direct Digital Frequency Synthesizer Based on New Two-Level Lookup Table , 2006, 2006 Canadian Conference on Electrical and Computer Engineering.

[13]  Jack E. Volder The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[14]  Shengyong Chen,et al.  Game Theory for Wireless Sensor Networks: A Survey , 2012, Sensors.

[15]  Carlo Cattani,et al.  On the Existence of Wavelet Symmetries in Archaea DNA , 2011, Comput. Math. Methods Medicine.

[16]  Fang Wang,et al.  Characterization of healing following atherosclerotic carotid plaque rupture in acutely symptomatic patients: an exploratory study using in vivo cardiovascular magnetic resonance , 2011, Journal of cardiovascular magnetic resonance : official journal of the Society for Cardiovascular Magnetic Resonance.

[17]  Jan-Dong Tseng,et al.  Low-complexity architecture of carrier frequency offset estimation and compensation for body area network systems , 2012, Comput. Math. Appl..

[18]  Davide De Caro,et al.  Digital Synthesizer/Mixer With Hybrid CORDIC–Multiplier Architecture: Error Analysis and Optimization , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Ming Li,et al.  Approximating Ideal Filters by Systems of Fractional Order , 2012, Comput. Math. Methods Medicine.

[20]  Nan Li,et al.  Design of Embedded Bio-Impedance Analyzer Based on Digital Auto Balancing Bridge Method , 2011 .

[21]  Wonyong Sung,et al.  A CORDIC-based digital quadrature mixer: comparison with a ROM-based architecture , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[22]  Shengyong Chen,et al.  Traffic Dynamics on Complex Networks: A Survey , 2012 .

[23]  H. Samueli,et al.  The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects , 1988, Proceedings of the 42nd Annual Frequency Control Symposium, 1988..

[24]  Shengyong Chen,et al.  Functional Magnetic Resonance Imaging for Imaging Neural Activity in the Human Brain: The Annual Progress , 2012, Comput. Math. Methods Medicine.

[25]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[26]  J. Niittylahti,et al.  Low-power direct digital frequency synthesizer , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[27]  Michael Norris,et al.  Design and development of medical electronic instrumentation : a practical perspective of the design, construction, and test of medical devices , 2004 .

[28]  Jian Guo,et al.  Design of Dual Phase Signals Generator Based on AD9833 , 2012 .

[29]  Tutut Herawan,et al.  Computational and mathematical methods in medicine. , 2006, Computational and mathematical methods in medicine.

[30]  A. Ayatollahi,et al.  A Low Power, High SFDR, ROM-Less Direct Digital Frequency Synthesizer , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[31]  Swapna Banerjee,et al.  A VLSI array architecture for realization of DFT, DHT, DCT and DST , 2001, Signal Process..

[32]  Mostafa M. El Said,et al.  An improved ROM compression technique for direct digital frequency synthesizers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[33]  Earl E. Swartzlander,et al.  Digit-pipelined direct digital frequency synthesis based on differential CORDIC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999 .

[35]  Yawgeng A. Chau,et al.  A direct digital frequency synthesizer based on a new form of polynomial approximations , 2010, IEEE Transactions on Consumer Electronics.

[36]  Venceslav F. Kroupa CMOS/SOS Frequency Synthesizer LSI Circuit for Spread Spectrum Communications , 1999 .

[37]  Y.H. Hu,et al.  CORDIC-based VLSI architectures for digital signal processing , 1992, IEEE Signal Processing Magazine.

[38]  Davide De Caro,et al.  Direct digital frequency synthesizers with polynomial hyperfolding technique , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[39]  R. J. van de Plassche,et al.  A 540-MHz 10-b polar-to-Cartesian converter , 1991 .

[40]  B. Daneshrad,et al.  Direct digital frequency synthesis using a modified CORDIC , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[41]  Jianwei Zhang,et al.  Recent Advances in Morphological Cell Image Analysis , 2012, Comput. Math. Methods Medicine.

[42]  J. S. Walther,et al.  A unified algorithm for elementary functions , 1899, AFIPS '71 (Spring).

[43]  Carlo Cattani,et al.  Harmonic wavelet approximation of random, fractal and high frequency signals , 2010, Telecommun. Syst..

[44]  Shengyong Chen,et al.  Information and Modeling in Complexity , 2012 .

[45]  A.M. Fahim,et al.  Low-power direct digital frequency synthesis for wireless communications , 2000, IEEE Journal of Solid-State Circuits.