Software-based diagnosis for processors

Software-based self-test (SBST) is emerging as a promising technology for enabling at-speed test of high-speed microprocessors using low-cost testers. We explore the fault diagnosis capability of SBST, in which functional information can be used to guide and facilitate the generation of diagnostic tests. By using a large number of carefully constructed diagnostic test programs, the fault universe can be divided into fine-grained partitions, each corresponding to a unique pass/fail pattern. We evaluate the quality of diagnosis by constructing diagnostic-tree-based fault dictionaries. We demonstrate the feasibility of the proposed method by applying it to a processor example. Experimental results show its potential as an effective method for diagnosing larger processors.

[1]  Zainalabedin Navabi,et al.  VHDL: Analysis and Modeling of Digital Systems , 1992 .

[2]  T. Larrabee.  Creating Small Fault Dictionaries , 1998 .

[3]  Kwang-Ting Cheng,et al.  On testing the path delay faults of a microprocessor using its instruction set , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[4]  Irith Pomeranz,et al.  A diagnostic test generation procedure based on test elimination byvector omission for synchronous sequential circuits , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Elizabeth M. Rudnick,et al.  Diagnostic test generation for sequential circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[6]  Vamsi Boppana,et al.  Full fault dictionary storage based on labeled tree encoding , 1996, Proceedings of 14th VLSI Test Symposium.

[7]  Sujit Dey,et al.  Software-based self-testing methodology for processor cores , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Srikanth Venkataraman,et al.  Poirot: Applications of a Logic Fault Diagnosis Tool , 2001, IEEE Des. Test Comput..

[9]  Tracy Larrabee,et al.  Creating small fault dictionaries [logic circuit fault diagnosis] , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Udo Mahlstedt,et al.  DIATEST: a fast diagnostic test pattern generator for combinational circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[11]  Elizabeth M. Rudnick,et al.  Bridge fault diagnosis using stuck-at fault simulation , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  A. Orailoglu,et al.  Low-cost, software-based self-test methodologies for performance faults in processor control subsystems , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).