A digital loop filter for a Phase Locked Loop

Modern digital telecommunication and audio systems include a Digital Phase Locked Loop (D-PLL) in a form of a device or an algorithm. Wireless infrastructure, broadband wire-line networks and high end audio systems require very high performance PLLs. There are several key points required for high performance D-PLL circuits design such as power efficiency, loop bandwidth flexibility and accurate frequency translation. This paper describes a novel D-PLL architecture and presents an analysis of the digital loop filter.

[1]  William O. Keese,et al.  An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump Phase-Locked Loops , 1996 .

[2]  Poras T. Balsara,et al.  Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS Process , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[3]  J. W. Scott,et al.  z-domain model for discrete-time PLL's , 1988 .

[4]  T. Frank,et al.  Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and /spl plusmn/50 ps jitter , 1995 .

[5]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[6]  Carlo Samori,et al.  A DDS-based PLL for 2.4-GHz frequency synthesis , 2003 .

[7]  Jun Zhao,et al.  A 12-bit digitally controlled oscillator with low power consumption , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[8]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[9]  B. Razavi.  Fully Integrated CMOS PhaseLocked Loop with 15 to 240 MHz Locking Range and 50 ps Jitter , 1996 .

[10]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[11]  P. Gregorius,et al.  A compact triple-band low-jitter digital LC PLL with programmable coil in 130-nm CMOS , 2005, IEEE Journal of Solid-State Circuits.

[12]  Jin-Sheng Wang,et al.  A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[13]  Pavan Kumar Hanumolu,et al.  Analysis of charge-pump phase-locked loops , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Bhavya K. Daya,et al.  All Digital Phase Locked Loop Design and Implementation , 2022 .

[15]  Ching-Che Chung,et al.  An all-digital phase-frequency tunable clock generator for wireless OFDM communications systems , 2007, 2007 IEEE International SOC Conference.