Performance-driven multi-FPGA partitioning using functional clustering and replication

This paper presents a new performance-driven partitioning method for multi-FPGA designs. The proposed method consists of three steps: (1) functional-cluster formation, (2) slack computation, and (3) set-covering-based partitioning with functional replication. The proposed method performs multi-FPGA partitioning by taking into account path delays and design structural information. We introduce a functional replication technique which performs circuit replications at the functional-cluster level instead of the cell level for delay and interconnect minimization. Experimental results on a number of benchmarks and industrial designs demonstrate that the proposed method achieves high-performance and high-density multi-FPGA partitions.

[1]  Andrew B. Kahng,et al.  Multi-Way System Partitioning into a Single Type or Multiple Types of FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[2]  Carl Sechen,et al.  A timing driven N-way chip and multi-chip partitioner , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[3]  Abbas El Gamal,et al.  Min-cut replication in partitioned networks , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Chung-Kuan Cheng,et al.  Performance-driven partitioning using retiming and replication , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[5]  Jaeseok Kim,et al.  An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation. , 1993, 30th ACM/IEEE Design Automation Conference.

[6]  Donald E. Thomas,et al.  Multi-way Partitioning For Minimum Delay For Look-Up Table Based FPGAs , 1995, 32nd Design Automation Conference.

[7]  Baldomir Zajc,et al.  Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect , 1994, 31st Design Automation Conference.

[8]  A. Richard Newton,et al.  A cell-replicating approach to minicut-based circuit partitioning , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[9]  Chung-Kuan Cheng,et al.  Circuit Partitioning for Huge Logic Emulation Systems , 1994, 31st Design Automation Conference.