DPDAT: data path direct access testing

Data Path Direct Access Test, DPDAT, supports efficient structural test of targeted datapath blocks using existing non-datapath DFT features in conjunction with architectural transparency already present in surrounding datapath blocks. This new DFT technique allows ATPG patterns generated at logic block levels to be applied at the full chip without expensive DFT overhead. The results of investigating feasibility on Intel(R) Pentium(R) 4 show existence of these natural transparent paths, low area overhead and high fault coverage using sequential ATPG techniques under DPDAT.

[1]  Rajiv Patel,et al.  Testability Features of the SuperSPARCtm , 1993 .

[2]  Derek Feltham,et al.  Pentium(R) Pro processor design for test and debug , 1997, Proceedings International Test Conference 1997.

[3]  Jacob A. Abraham,et al.  Test generation for Gigahertz processors using an automatic functional constraint extractor , 1999, DAC '99.

[4]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.

[5]  Yiorgos Makris,et al.  Fast hierarchical test path construction for DFT-free controller-datapath circuits , 2000, Proceedings of the Ninth Asian Test Symposium.

[6]  Wilfried Daehn,et al.  Bounds and analysis of aliasing errors in linear feedback shift registers , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Daniel G. Saab,et al.  CHEETA: Composition of hierarchical sequential tests using ATKET , 1993, Proceedings of IEEE International Test Conference - (ITC).

[8]  Rajiv Patel,et al.  Testability features of the SuperSPARC microprocessor , 1993, Proceedings of IEEE International Test Conference - (ITC).

[9]  S. Freeman.  Test generation for data-path logic: the F-path method , 1988 .

[10]  Edward J. McCluskey,et al.  Orthogonal scan: low overhead scan for data paths , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[11]  John P. Hayes,et al.  Hierarchical test generation using precomputed tests for modules , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Charles R. Kime,et al.  Multiple path sensitization for hierarchical circuit testing , 1990, Proceedings. International Test Conference 1990.

[13]  Dhiraj K. Pradhan,et al.  Aliasing and Diagnosis Probability in MISR and STUMPS Using a General Error Model , 1991, 1991, Proceedings. International Test Conference.