论文信息 - Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process

Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process

A multi-phase 1 GHz charge pump in 32 nm logic process demonstrates a compact area (159 × 42 ¿m2) for boosting supply voltage from twice the threshold voltage (2 Vth) to 3-4 Vth. Self contained clocking with metal-finger flying capacitors enable embedding voltage boost functionality in close proximity to digital logic for supplying low current Vmin requirement of state elements in logic blocks. Multi-phase operation with phase separation of the order of buffer delays avoids the need for a large storage reservoir capacitor. Special configuration of the pump stages to work in parallel enables a fast (5 ns) output transition from disable to enable state. The multi-phase pump operated as a 1 V to 2 V doubler with >5 mA output capability addresses the need for a gated power delivery solution for logic blocks having state-preservation Vmin requirements.

[1] J. S. Brugler,et al. Theoretical performance of voltage multiplier circuits , 1971 .

[2] Tapan Samaddar,et al. Charge pump circuit design , 2006 .

[3] T. Tanzawa,et al. A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.

[4] Yen-Tai Lin,et al. A new 4-phase charge pump without body effects for low supply voltages , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[5] Guido Groeseneken,et al. Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits , 1989 .

[6] Chi-Chang Wang,et al. Efficiency improvement in charge pump circuits , 1997 .

[7] Michel Declercq,et al. A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[8] Mark Y. Liu,et al. A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171μm2 SRAM cell size in a 291Mb array , 2008, 2008 IEEE International Electron Devices Meeting.

[9] Khoman Phang,et al. A 1 V 1 mW CMOS front-end with on-chip dynamic gate biasing for a 75 Mb/s optical receiver , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[10] J. F. Dickson,et al. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .