Low power optical transceivers for switched interconnect networks

The power-consumption of network equipment is under ever-increasing scrutiny. As part of an ensemble project seeking to reduce power-consumption within data-centers1, this work focuses on reducing the power consumption of photonic transceivers for future fast power gated and/or optical switching networks. Utilising an open-source toolkit, we show that Serializer/Deserializer (SERDES) dominates power consumption of traditional optical transceivers. This result has particular implications for the modulation format of future interconnects. At 25 Gb/s line rate, SERDES blocks of PAM-16 and 4-wavelength WDM are shown to have 53% and 79% lower power respectively compared with SERDES of serial NRZ as well as reduced power gating restoration time and energy.

[1]  M. J. Bennett.  Network Energy Efficiency in the data center , 2013, 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC).

[2]  L.K. Chen,et al.  BER performance of digital optical burst-mode receiver in TDMA all optical multiaccess network , 1995, IEEE Photonics Technology Letters.

[3]  Philip Watts,et al.  Efficient photonic coding: a considered revision , 2011, GreenNets '11.

[4]  Richard V. Penty,et al.  Scalable optical switches for computing applications [Invited] , 2009 .

[5]  Amin Vahdat,et al.  Integrating microsecond circuit switching into the data center , 2013, SIGCOMM.

[6]  R. Ho,et al.  Ultra-low power arrayed CMOS silicon photonic transceivers for an 80 Gbps WDM optical link , 2011, 2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference.

[7]  Cyriel Minkenberg,et al.  Viable opto-electronic HPC interconnect fabrics , 2005, ACM/IEEE SC 2005 Conference (SC'05).

[8]  Franco Davoli,et al.  Energy Efficiency in the Future Internet: A Survey of Existing Approaches and Trends in Energy-Aware Fixed Network Infrastructures , 2011, IEEE Communications Surveys & Tutorials.

[9]  R. G. Swartz,et al.  Burst-mode compatible optical receiver with a large dynamic range , 1990 .

[10]  Dawei Huang,et al.  A 40 nm 16-Core 128-Thread SPARC SoC Processor , 2011, IEEE Journal of Solid-State Circuits.

[11]  Clint L. Schow,et al.  35-Gb/s VCSEL-Based optical link using 32-nm SOI CMOS circuits , 2013, 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC).

[12]  S. W. Moore,et al.  Energy implications of photonic networks with speculative transmission , 2012, IEEE/OSA Journal of Optical Communications and Networking.

[13]  Stéphane Badel,et al.  Power-gated MOS Current Mode Logic (PG-MCML): A power aware DPA-resistant standard cell library , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  S J B Yoo,et al.  Energy Efficiency in the Future Internet: The Role of Optical Packet Switching and Optical-Label Switching , 2011, IEEE Journal of Selected Topics in Quantum Electronics.

[15]  Massoud Pedram,et al.  Charge Recycling in Power-Gated CMOS Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Polina Bayvel,et al.  Optically equalized 10 Gb/s NRZ digital burstmode receiver for dynamic optical networks. , 2007, Optics express.

[17]  R. V. Penty,et al.  100 Gigabit Ethernet transmission enabled by carrierless amplitude and phase modulation using QAM receivers , 2013, 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC).

[18]  Luiz André Barroso,et al.  The Case for Energy-Proportional Computing , 2007, Computer.