A 20-GHz phase-locked loop for 40-gb/s serializing transmitter in 0.13-/spl mu/m CMOS

A 20-GHz phase-locked loop with 4.9 ps/sub pp//0.65 ps/sub rms/ jitter and -113.5 dBc/Hz phase noise at 10-MHz offset is presented. A half-duty sampled-feedforward loop filter that simply replaces the resistor with a switch and an inverter suppresses the reference spur down to -44.0 dBc. A design iteration procedure is outlined that minimizes the phase noise of a negative-g/sub m/ oscillator with a coupled microstrip resonator. Static frequency dividers made of pulsed latches operate faster than those made of flip-flops and achieve near 2:1 frequency range. The phase-locked loop fabricated in a 0.13-/spl mu/m CMOS operates from 17.6 to 19.4GHz and dissipates 480mW.

[1]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[2]  Deog-Kyoon Jeong,et al.  A 20-GHz phase-locked loop for 40Gb/s serializing transmitter in 0.13/spl mu/m CMOS , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[3]  Jaeha Kim,et al.  Design of CMOS adaptive-bandwidth PLL/DLLs: a general approach , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  Michael H. Perrott.  Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits , 2002, DAC '02.

[5]  S. Lipa,et al.  Rotary traveling-wave oscillator arrays: a new clock technology , 2001 .

[6]  Ali Hajimiri,et al.  Concepts and methods in optimization of integrated LC VCOs , 2001, IEEE J. Solid State Circuits.

[7]  R.L. Miller.  Fractional-Frequency Generators Utilizing Regenerative Modulation , 1939, Proceedings of the IRE.

[8]  Michael H. Perrott.  Behavioral Simulation of Fractional-N Frequency Synthesizers and Other PLL Circuits , 2002, IEEE Des. Test Comput..

[9]  Behzad Razavi.  Devices and Circuits for PhaseLocked Systems , 2003 .

[10]  R.W. Brodersen,et al.  Design of CMOS for 60GHz applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  Jaeha Kim,et al.  Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL , 2003 .

[12]  T.H. Lee,et al.  Phase noise in CMOS differential LC oscillators , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[13]  A. Maxim,et al.  A low-jitter 125-1250-MHz process-independent and ripple-poleless 0.18-/spl mu/m CMOS PLL based on a sample-reset loop filter , 2001 .

[14]  Frank O'Mahony,et al.  A 10-GHz global clock distribution using coupled standing-wave oscillators , 2003 .

[15]  R. Brodersen,et al.  Design of CMOS for 60 GHz Applications , 2003 .

[16]  D. K. Shaeffer,et al.  Performance-optimized microstrip coupled VCOs for 40-GHz and 43-GHz OC-768 optical transmission , 2003, IEEE J. Solid State Circuits.

[17]  Donhee Ham,et al.  Standing wave oscillators utilizing wave-adaptive tapered transmission lines , 2004, IEEE Journal of Solid-State Circuits.

[18]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[19]  B. Razavi,et al.  A stabilization technique for phase-locked frequency synthesizers , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[20]  Stephen H. Unger,et al.  Clocking Schemes for High-Speed Digital Systems , 1986, IEEE Transactions on Computers.