Dedicated hardware realizations of new multimedia applications support high throughput in a cost-efficient way. Their design requires a correct translation of the high-level system definition into the final implementation at the RTL level. We propose a general systematic development and test methodology and apply it in the context of complex video codecs. The approach is based on a fixed set of communication primitives and uses a high-level functional C model as golden specification of the complete system throughout the design. A clear separation between I/O and computing allows the isolation of a single functional component. This module is developed individually and its functional correctness can be verified separately by extracting its input stimuli and expected output from the golden specification. The combination of RTL simulation and emulation on a prototyping platform enables exhaustive testing of the separate modules to assure functional correctness. In this way, the debug cycle during system integration is minimized.
[1]
Henk Corporaal,et al.
A Systematic Approach to Design Low-Power Video Codec Cores
,
2007,
EURASIP J. Embed. Syst..
[2]
Friedrich Mayer-Lindenberg,et al.
Hardware-assisted simulation and evaluation of IP cores using FPGA-based rapid prototyping boards
,
2004,
Proceedings. 15th IEEE International Workshop on Rapid System Prototyping, 2004..
[3]
Gabriela Nicolescu,et al.
Component-based design approach for multicore SoCs
,
2002,
DAC '02.
[4]
Takeshi Yoshimura,et al.
A fast hardware/software co-verification method for systern-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication
,
2004,
Proceedings. 41st Design Automation Conference, 2004..