论文信息 - Fully integrated CMOS GPS receiver for system-on-chip solutions

Fully integrated CMOS GPS receiver for system-on-chip solutions

A CMOS receiver for the Global Positioning System (GPS) is presented. It is designed in a 0.13mum standard CMOS process and is fully integrated for the needs of a system-on-chip (SoC) solution for GPS and assisted GPS (A-GPS). It provides the needed frequency conversion, gain and filtering for GPS signals without any other external components than those required for matching and decoupling. The receiver includes the local oscillator (LO) signal generation and all needed supply voltage regulators. The achieved noise figure (NF) of the receiver is 1.8dB, including losses of external filtering for blocking requirements

[1] Kwyro Lee,et al. A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver , 2005 .

[2] T. Kadoyama,et al. A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-/spl mu/m CMOS , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[3] Kwyro Lee,et al. A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver , 2005, IEEE J. Solid State Circuits.

[4] J. Rollett. Stability and Power-Gain Invariants of Linear Twoports , 1962 .

[5] M. L. Edwards,et al. A new criterion for linear 2-port stability using a single geometrically derived parameter , 1992 .

[6] T.H. Lee,et al. A 12 mW wide dynamic range CMOS front end for a portable GPS receiver , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[7] Marina Ruggieri,et al. Applied Satellite Navigation Using GPS, GALILEO, and Augmentation Systems , 2005 .